ASIC RTL Design Engineer

TETRAMEM SINGAPORE PTE. LTD.; Singapore; On-site; SGD 70,000 - 90,000; Full time

Benefits offered by this job

Insurance

Paid time off

Competitive compensation

Job summary

TETRAMEM SINGAPORE PTE. LTD. is looking for an IC Design Engineer who will lead RTL design and verification efforts for revolutionary computing solutions. You will be responsible for optimizing designs, mentoring junior engineers, and collaborating with cross-functional teams. The ideal candidate has a master's or PhD in Electrical Engineering plus extensive RTL/SoC experience.

This position offers competitive compensation and benefits, including insurance and paid time off.

Qualifications

• MS with 5+ years or PhD in Electrical Engineering focusing on RTL/SoC/digital design.
• Experience with Verilog, system Verilog, VCS, and Verdi.
• Ability to work independently and in team environments.

Responsibilities

• Lead RTL design, simulation, and verification for TetraMem ASIC/SoC products.
• Integrate and validate IP blocks, ensuring functionality and compatibility.
• Conduct Power, Performance, and Area (PPA) analysis for design optimization.

Skills

RTL design

Verilog

System Verilog

Power, Performance, Area (PPA) analysis

Mentorship

Education

MS in Electrical Engineering

PhD in Electrical Engineering

Tools

VCS

Verdi

Job description

In this role you will be part of a world-class IC design team responsible for the development and deployment of software solutions for a revolutionary computing system, which will reduce the energy consumption of AI processing by two orders of magnitude over conventional digital solutions. This will completely disrupt the AI IoT landscape. It is based on our unique computing memory device with multi-bit-level capacity per cell, which is non-volatile with excellent retention and endurance. We offer a very competitive compensation, commensurate with experience, and a full benefits package including insurance, paid time off, and more.

Multiple job openings including Senior Engineer, Staff Engineer, Senior Staff Engineer, Principal Engineer, Senior Principal Engineer, etc. position levels and salary are determined by background and experience.

Responsibilities

• Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring robust and efficient designs.
• Integrate and validate IP blocks within the larger system, ensuring seamless functionality and compatibility.
• Thoroughly comprehend both internal and external requirements, conducting Power, Performance, and Area (PPA) analysis to optimize design trade-offs.
• Collaborate closely with the backend team, participating in RTL coding, implementation, and synthesis stages to ensure successful tape out.
• Develop and maintain reusable internal intellectual properties (IPs) tailored for AI and/or in-memory computing applications.
• Provide crucial support for post-silicon testing and validation, diagnosing and rectifying issues to ensure the overall functionality and quality of the product.
• Play a mentorship role by guiding and coaching junior engineers, sharing expertise and best practices to foster their professional growth.
• Contribute to design reviews and cross-functional discussions, offering insights and recommendations to enhance product performance and reliability.
• Stay up to date with industry trends and advancements in RTL design methodologies, integrating innovative techniques to improve product quality and efficiency.
• Collaborate with cross-functional teams, including software, architecture, and verification teams, to achieve cohesive and successful product development and delivery.

Requirements

• MS with 5+ years of experience or PhD in Electrical Engineering with emphasis on RTL/SoC/digital design
• Experience with Verilog and system Verilog
• Experience with VCS, Verdi or other industry standard tools
• Experience with pre-layout simulation and post-layout simulation
• Understanding of the design flow. Ability to work with the backend team
• Familiarity with AMBA APB AXI Protocol
• Familiarity with RISC/Arm or other core architectures
• Ability to create innovative architecture and solutions to customer requirements
• Ability to work in startup environment and work both independently and as a team player, with the ability to provide technical leadership to other members of the engineering team.

Experience in one or more of the following areas considered a strong plus

• FPGA/ASIC design of image processing systems
• Working knowledge of SoC architecture such as CPU, GPU or accelerators
• Familiarity with: UVM, place-and-route, STA, EM/IR/Power