Design Engineer - High-Speed Parallel Computing

Veriest

Polska

Hybrid

PLN 120,000 - 170,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Professional growth
Competitive salary and benefits

Job summary

Veriest in Poland is seeking a talented Design Engineer to join our growing team. You’ll design a new parallel computing architecture, collaborating in a supportive environment.

Qualifications include 3+ years hands-on digital design (Verilog), a B.Sc. or M.Sc. in Electrical Engineering, and knowledge of PCIe, HBM, or DDR. English communication is essential.

We offer professional growth and competitive salary and benefits.

Qualifications

  • 3+ years of hands-on experience in digital design (Verilog)
  • B.Sc. or M.Sc. in Electrical Engineering
  • Knowledge of PCIe, HBM, or DDR
  • Knowledge of high-speed architectures is an advantage
  • Good communication skills in English

Responsibilities

  • Design a new parallel computing architecture
  • Collaborate in a supportive and collaborative environment

Skills

Verilog
Digital design
English communication

Education

B.Sc. in Electrical Engineering
M.Sc. in Electrical Engineering

Tools

PCIe
HBM
DDR

Job description

Veriest in Poland is seeking a talented Design Engineer to join our growing team. You’ll design a new parallel computing architecture, collaborating in a supportive environment.

Qualifications include 3+ years hands-on digital design (Verilog), a B.Sc. or M.Sc. in Electrical Engineering, and knowledge of PCIe, HBM, or DDR. English communication is essential.

We offer professional growth and competitive salary and benefits.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design engineer (contractor)
Design engineer (contractor)

Veriest • Polska

Hybrid
PLN 120,000 - 170,000
Professional growth
Competitive salary and benefits
FPGA Developer - Poland
FPGA Developer - Poland

GTS • Warszawa

On-site
PLN 253,807 - 359,560
Verification Engineer: SoC/IP Growth & Impact
Verification Engineer: SoC/IP Growth & Impact

Veriest • Polska

Hybrid
PLN 120,000 - 180,000
Professional growth
Competitive salary and benefits
Senior RTL & SoC Digital Design Lead (Hybrid)
Senior RTL & SoC Digital Design Lead (Hybrid)

Capgemini Engineering • Katowice

Hybrid
PLN 240,000 - 480,000
Senior Verification Engineer – SoC/IP Growth & Impact
Senior Verification Engineer – SoC/IP Growth & Impact

Veriest • Polska

Hybrid
PLN 110,000 - 170,000
Professional growth
Competitive salary and benefits
Senior RTL/SoC Digital Design Lead (Hybrid)
Senior RTL/SoC Digital Design Lead (Hybrid)

Capgemini Engineering • Poznań

Hybrid
PLN 180,000 - 240,000
Medical care
Private life insurance
Wellbeing program
+1
Staff Hardware Design Engineer — NoC & SoC Architect
Staff Hardware Design Engineer — NoC & SoC Architect

Arteris • Kraków

On-site
PLN 180,000 - 300,000
FPGA Design Engineer - Poland
FPGA Design Engineer - Poland

Arista Networks • Kraków

On-site
PLN 100,000 - 130,000
Hardware Design Engineer
Hardware Design Engineer

Infotree Global Solutions Inc. • Kraków

On-site
PLN 120,000 - 170,000
Senior RTL & SoC Designer — Hybrid
Senior RTL & SoC Designer — Hybrid

Capgemini Engineering • Lublin

Hybrid
PLN 180,000 - 280,000
Top locations