Senior Principal Engineer - Physical Ver...

PeopleStrong

Hinoba-an

On-site

PHP 2,653,000 - 4,642,000

Full time

7 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

LTST-L&T Semiconductor Technologies Limited in Bengaluru seeks a Senior Principal Engineer to lead physical verification sign-off for SoCs, cores and blocks. You will own flows, drive tool adoption, and guide teams to deliver tapeout-ready databases.

You will provide expert technical direction, coordinate with EDA vendors, and resolve critical PV issues impacting schedules and silicon quality. Bachelor of Technology is required, with 18–24 years of experience.

Qualifications

  • Bachelor of Technology (BTech) degree required.
  • 18-24 years of relevant experience preferred.

Responsibilities

  • Oversee physical verification of SoCs, cores, and blocks, including DRC, LVS, ERC, ESD, DFM, and tapeout readiness.
  • Own and drive physical verification and signoff methodologies, flows, automation, and execution across SoC/Block/IP levels.
  • Drive the final signoff process to deliver a clean, tapeout-ready database and governance of tools/flows for mask generation.
  • Provide technical direction, estimation, planning and execution leadership to ensure predictable project delivery.
  • Offer technical guidance to resolve complex sign-off issues related to physical verification.
  • Work hands-on to resolve critical design and physical verification issues impacting schedules and quality.
  • Collaborate with EDA tool vendors to meet tool feature, enhancement and support needs.
  • Evaluate and recommend new tools and methodologies for physical design and sign-off.
  • Lead efforts to reduce cycle time and improve design quality and efficiency.

Skills

Physical Design
Sign-off
Automation
Leadership
Project planning

Education

BTech

Tools

EDA Tools

Job description

Senior Principal Engineer - Physical Ver...

LNT/SPE-PV/1850627

  • LTST-L&T Semiconductor Technologies Limited
  • Bengaluru

Required Experience 18 - 24 years

Knowledge & Posting Location

Physical Verification DRC LVS

Bachelor of Technology (BTech)

Job Description
  • Physical Design Sign-Off & Implementation: Oversee physical verification of SoCs, cores, and blocks, including DRC, LVS, ERC, ESD, DFM, and tapeout readiness.
  • Physical Design Sign-Off & Implementation: Own and drive physical verification and signoff methodologies, flows, automation, and execution across SoC/Block/IP levels.
  • Physical Design Sign-Off & Implementation: Drive the final signoff process to deliver a clean, tapeout-ready database, while establishing and governing the methodologies and tools/flows required for mask generation.
  • Physical Design Sign-Off & Implementation: Provide technical direction, estimation, planning, and execution leadership to ensure predictable project delivery and efficient utilization of resources.
  • Technical Oversight: Provide expert guidance in resolving complex sign-off issues related to physical verification.
  • Technical Oversight: Work hands-on to resolve critical design, implementation, and physical verification issues, particularly those impacting project schedules and signoff quality.
  • Collaboration with EDA: Drive the adoption of the latest tools, technologies, and methodologies to improve sign-off efficiency and effectiveness.
  • Collaboration with EDA: Collaborate EDA tool vendors, ensuring the company’s needs are met about tool features, enhancements, and support.
  • Collaboration with EDA: Evaluate and recommend new tools and methodologies for physical design and sign-off.
  • Reducing TAT: Lead efforts in exploring innovative approaches to physical design sign-off, driving improvements in cycle time and design quality.
  • Reducing TAT: Stay updated with industry trends and advancements, implementing relevant changes to maintain competitive advantage.
  • Quality: Ensure that all designs meet the required quality standards before sign-off, including thorough verification of timing, power, and physical integrity. Implement robust quality control measures to ensure zero-defect silicon and first-time-right success.
  • Compliance and Standards: Ensure compliance with industry standards and regulatory requirements during the sign-off process.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Principal Engineer: Silicon Signoff & Design
Senior Principal Engineer: Silicon Signoff & Design

PeopleStrong • Hinoba-an

On-site
PHP 2,653,000 - 4,642,000
Senior Staff Engineer, Physical Verification
Senior Staff Engineer, Physical Verification

Renesas Electronics Corporation • Hinoba-an

On-site
PHP 1,200,000 - 1,800,000
Senior PV Engineer – Signoff Lead
Senior PV Engineer – Signoff Lead

Renesas Electronics Corporation • Hinoba-an

On-site
PHP 1,200,000 - 1,800,000
Physical Design Engineer/STA
Physical Design Engineer/STA

Altera Corporation • Hinoba-an

On-site
PHP 600,000 - 900,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Semiconductor • Manila

On-site
Senior Physical Design Engineer – PNR & Signoff Expert
Senior Physical Design Engineer – PNR & Signoff Expert

Qualcomm • Hinoba-an

On-site
PHP 165,000 - 297,000
Physical Design Engineer: RTL to GDS & Signoff
Physical Design Engineer: RTL to GDS & Signoff

Altera Corporation • Hinoba-an

On-site
PHP 600,000 - 900,000
Principal ASIC Verification Engineer - DDR/LPDDR
Principal ASIC Verification Engineer - DDR/LPDDR

Synopsys, Inc. • Hinoba-an

On-site
PHP 2,309,000 - 4,288,000
Principal Engineer/Manager - Design Verification
Principal Engineer/Manager - Design Verification

Renesas Electronics Corporation • Hinoba-an

On-site
PHP 1,800,000 - 2,400,000
Senior Physical Design Engineer Noida, Uttar Pradesh, India Hardware Engineering Posted 18 hours ago
Senior Physical Design Engineer Noida, Uttar Pradesh, India Hardware Engineering Posted 18 hours ago

Qualcomm • Hinoba-an

On-site
PHP 165,000 - 297,000