Principal Verification Engineer & Team Lead

Renesas Electronics Corporation

Hinoba-an

On-site

PHP 1,800,000 - 2,400,000

Full time

2 days ago

Be an early applicant

Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Renesas Electronics Corporation is seeking an experienced Principal Engineer/Manager, Design Verification to lead a team responsible for the functional verification of complex digital IPs, subsystems, and SoCs. You will collaborate across architecture, design, firmware, emulation, validation, and program management to drive verification excellence and first-silicon success.

The role emphasizes ownership of verification strategy, planning, and sign-off, with a focus on mentoring a high-performing

Qualifications

Bachelor's or Master's degree in Electronics Engineering or Electrical Engineering.
15+ years of Design Verification experience with 3–5+ years in leadership roles.
Strong experience with SystemVerilog and UVM.
Proven ability to lead verification planning, execution, and sign-off.

Responsibilities

Own verification strategy, planning, execution, and sign-off for complex SoCs and subsystems.
Define verification plans aligned with specs and product requirements.
Drive adoption of industry-standard methodologies (UVM, SystemVerilog, assertions, coverage).
Establish metrics, coverage goals, and quality benchmarks for robust delivery.
Review testbench architectures, reusable components, and coverage models.
Lead root cause analysis and resolution of critical issues.