Digital Verification Engineer, Crypto & Security

NXP Semiconductors NV; Eindhoven; Hybrid; EUR 71,000 - 106,000; Full time

Job summary

NXP Semiconductors is expanding its Crypto & Security Competence Centre in the UK, seeking Digital Verification Engineers to advance next‑gen security technologies. You’ll work on PQC IP, secure SoC subsystems and high‑assurance cryptographic accelerators while helping redefine verification workflows with AI enhancements.

Join a growing team responsible for ownership of high‑visibility projects from concept to silicon, with opportunities to influence tools, processes and technical direction.

Qualifications

• Degree in Electronics or Electrical Engineering is required.
• Experience with SystemVerilog-based testbenches and verification methodologies is essential.
• Knowledge of formal verification methods is beneficial.

Responsibilities

• Verify digital hardware architectures across complex SoC subsystems.
• Create, review and maintain verification plans and track progress.
• Specify and implement verification strategies, tests and environments for security features and co-processors.
• Adopt emerging verification approaches within existing flows.

Skills

SystemVerilog for testbench dev

UVM methodology

Constrained Random Verification

Debugging in verification environments

Coverage-driven verification

SVA for protocol checking

Testbench development

Education

BSc./MSc. in Electronics or Electrical Engineering

Tools

SystemVerilog

UVM

Constrained Random Verification

Formal Verification

Job description

We Are Actively Expanding The Crypto & Security Competence Centre (CCC&S) At NXP And We Have New Opportunities In Our Team For Digital Verification Engineers Working On Next-generation Security Technologies Such As

• Post-Quantum Cryptography (PQC) IP
• Secure SoC subsystems, including next-generation roots of trust
• High-assurance cryptographic accelerators for future platforms

At CCC&S, we are also driving a significant transformation in how hardware is designed and verified by integrating AI directly into IC design and verification flows. The role is blended with traditional verification methods whilst the AI agents are being developed. The role is blended with traditional verification methods whilst the AI agents are being developed.

Driven Verification – What You’ll Be Part Of

In this role, you will contribute to a step-change in verification capability through:

• AI-driven verification automation – reducing regression effort while maintaining full coverage
• Intelligent debug and analysis – accelerating bug discovery and root-cause identification
• Automated test and vPlan generation – improving consistency and reducing human error

We Are Also Actively Developing Advanced Capabilities Including

• AI-assisted RTL understanding and test explanation
• Conversational debug interfaces for waveform and design interaction
• AI-driven coverage closure and test prioritisation

Why This Role Stands Out

• Work on cutting-edge cryptography technologies critical to future cybersecurity
• Help define how AI transforms verification workflows and methodologies
• Join a growing organisation where your input shapes tools, processes, and technical direction
• Take ownership of high-visibility, complex projects from concept to silicon

Your Responsibilities

• Verification of digital hardware architectures.
• Creating, reviewing, and maintaining verification plans, and tracking verification progress.
• Specifying and developing verification strategies, tests, and environments for security features and hardware co‑processors.
• Working with emerging verification methodologies and introducing them into existing verification flows.

Your Profile

• BSc., or MSc., degree in Electronics or Electrical Engineering.
• Some experience with SystemVerilog for testbench development and verification.
• Some experience in UVM (Universal Verification Methodology), including component creation, sequences, drivers, monitors, and scoreboards.
• Solid understanding and practical use of Constrained Random Verification techniques.
• Experience with Metrics‑Driven Verification, including functional coverage and verification planning.
• Ability to write SystemVerilog Assertions (SVA) for protocol and design checking.
• Demonstrated success in achieving Coverage Closure across functional and code coverage metrics.
• Experience analysing coverage results and refining test strategies to close gaps.Strong debugging skills across simulations and complex verification environments.
• Knowledge of Formal Verification methods would be advantageous.

More information about NXP in the United Kingdom...