Staff EMIB-T Substrate Yield Engineer

Intel Corporation

Kulim

Hybrid

MYR 180,000 - 320,000

Full time

3 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Hybrid work model

Job summary

Intel Corporation is seeking a Staff Technology Development Substrate Yield Lead to drive supplier yield, defect reduction, and process-control maturity for next-generation EMIB-T substrates. You will lead structured investigations, set action plans, and ensure timely closure across supplier lines in a high-visibility role.

The role requires strong technical depth in semiconductor manufacturing, advanced packaging, and yield engineering, with experience in analytics, SPC, and automated defect

Qualifications

  • Requires strong analytical and problem-solving abilities.
  • Data-driven decision making across complex environments.
  • Ability to influence cross-functional teams and suppliers.
  • Hands-on experience in substrate, advanced packaging, or semiconductor yield engineering, including statistical analysis, defect reduction, process optimization, SPC, DFM/DFY, defect metrology, failure analysis, and HVM execution.
  • Strong analytical and problem-solving skills with the ability to make data-driven decisions in complex environments.

Responsibilities

  • Own day-to-day yield performance and issue closure for assigned supplier lines and processes.
  • Lead investigations from containment through corrective actions and sustainment.
  • Develop dashboards and automated analytics to monitor yield and drive improvements.
  • Establish clear supplier actions, owners, completion criteria, control limits, and verification plans.
  • Support DFM/DFY, qualification, ramp readiness, change control, and deployment of dashboards or automated analytics.
  • Capture reusable learning and communicate facts, hypotheses, decisions, and residual risks clearly.

Skills

Statistical analysis
Yield engineering
Data-driven decisions
Cross-functional influence
Program leadership
HVM execution
Advanced packaging

Education

Master’s degree in Engineering/Materials/Physics/Chemistry/Data Science
PhD in related technical discipline

Tools

AI/ML analytics
SPC / statistical tools

Job description

## Job Description:Intel's APTM organization is seeking a highly driven Staff Technology Development Substrate Yield Lead to drive supplier yield, defect reduction, technical issue closure, and process-control maturity supporting next-generation EMIB-T substrates across Japan suppliers. The team will be chartered to lead yield performance for next-generation advanced packaging technologies, including EMIB-T (Embedded Multi-die Interconnect Bridge with TSV), Intel's most advanced platform for heterogeneous integration partnering with substrate suppliers locally at the HVM factories. This is a high-visibility, high-accountability role with significant responsibility for enabling successful technology development and manufacturing readiness across both **Intel Foundry Services (IFS)** and **Intel Product Groups (IPG)**. The ideal candidate is a self-starter who thrives in ambiguous and fast-paced environments, proactively drives issues to closure, and requires minimal supervision. Success in this role requires strong technical depth, urgency in execution, the ability to influence cross-functional teams and suppliers, and a relentless focus on delivering yield and program milestones. **This position requires an Expat assignment in Japan.****Key responsibilities*** Own day-to-day yield performance and issue closure for assigned supplier lines, modules, products, or process areas.* Lead structured investigations from containment and hypothesis development through experiments, failure analysis, corrective action, and sustainment.* Use statistical and spatial analytics to identify signatures by line, tool, material, panel position, geometry, product, and time.* Establish clear supplier actions, owners, completion criteria, control limits, and verification plans.* Support DFM/DFY, qualification, ramp readiness, change control, and deployment of dashboards or automated analytics.* Capture reusable learning and communicate facts, hypotheses, decisions, and residual risks clearly.## **Qualifications:****Minimum qualifications*** Masters degree with 6+years or PhD with 4+years in Engineering, Materials Science, Physics, Chemistry, Data Science, or a related technical discipline.* 5+ years of experience in semiconductor manufacturing, advanced packaging, substrate technology, yield engineering, process engineering, or a closely related field.* Hands-on experience in substrate, advanced packaging, or semiconductor yield engineering, including statistical analysis, defect reduction, process optimization, SPC, DFM/DFY, defect metrology, failure analysis, and HVM execution.* Strong analytical and problem-solving skills with the ability to make data-driven decisions in complex environments.* Experience working across multiple organizations and influencing stakeholders to achieve results.* Demonstrated ability to independently manage complex technical issues, execute with urgency, and drive actions to closure.* Experience developing or deploying yield monitoring systems, automated analytics, dashboards, image analytics, computer vision, AI/ML-based defect detection, or automated defect classification systems.**Preferred qualifications*** Experience working directly with substrate suppliers and external manufacturing partners.* Demonstrated program leadership experience, including coordinating cross-functional technical teams and driving execution in high-visibility, high-impact environments.* Experience with semi-additive processing, build-up films, microvias, copper plating, lithography, lamination, embedded silicon, TSV, 2.5D/3D packaging, or heterogeneous integration.* Prior experience supporting technology development, qualification, and manufacturing ramp of advanced semiconductor technologies.* Experience with automated data pipelines, dashboards, image analytics, computer vision, AI/ML defect detection, or automated defect classification.## Job Type:Experienced Hire## Shift:Shift 1 (Malaysia)## Primary Location:Malaysia, Penang## Additional Locations:Malaysia, Kulim## Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.## ## Position of TrustN/A**Work Model for this Role**This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. \\* Job posting details (such as work model, location or time type) are subject to change.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff EMIB-T Substrate Yield Engineer
Staff EMIB-T Substrate Yield Engineer

Intel Corporation • Penang

Hybrid
MYR 180,000 - 300,000
Senior EMIB-T Substrate Yield Engineer Hybrid/Global Expat
Senior EMIB-T Substrate Yield Engineer Hybrid/Global Expat

Intel Corporation • Penang

Hybrid
MYR 180,000 - 300,000
Yield Development Engineer
Yield Development Engineer

Intel • George Town

On-site
MYR 120,000 - 180,000
Staff Substrate Yield Lead, EMIB-T & Advanced Packaging
Staff Substrate Yield Lead, EMIB-T & Advanced Packaging

Intel Corporation • Kulim

Hybrid
MYR 300,000 - 540,000
Hybrid work model
Yield Development Engineer
Yield Development Engineer

Intel Corporation • George Town

On-site
MYR 90,000 - 150,000
Module Engineer
Module Engineer

Intel Corporation • Malaysia

On-site
MYR 60,000 - 80,000
Semiconductor Manufacturing Engineer (Segment Lead) (Contract)
Semiconductor Manufacturing Engineer (Segment Lead) (Contract)

intel • Kulim

Hybrid
MYR 120,000 - 180,000
Hybrid work model
Advanced Packaging Materials Sr. Commodity Manager
Advanced Packaging Materials Sr. Commodity Manager

Intel Corporation • George Town

Hybrid
MYR 200,000 - 320,000
Die Prep Module Engineer (Contract Role)
Die Prep Module Engineer (Contract Role)

Intel Corporation • Kulim

On-site
MYR 60,000 - 120,000
Manufacturing Operations Manager (Contract)
Manufacturing Operations Manager (Contract)

Intel • Kulim

On-site
MYR 60,000 - 90,000