Sr Application Engineer

Cadence; Penang; Presencial; MYR 120.000 - 180.000; Jornada completa

Descripción de la vacante

Cadence in Malaysia is seeking a Sr Application Engineer to support and drive the adoption of Cadence’s digital implementation, physical design, and static verification solutions across regional customers. You will combine hands-on physical design expertise with technical leadership and customer engagement to help customers achieve optimal PPA on advanced nodes.

You will collaborate with RTL teams to ensure successful tapeouts, perform floor planning, power grid design, place and route, clock

Formación

• BS/MS in EE/CS with 2+ years of hands-on experience in physical design and verification.
• Experience with 7nm and below technologies.
• Experience with ASIC design flow and hierarchical physical design strategies.
• Strong knowledge of Low Power Design.
• Good English communication skills and ability to work independently.

Responsabilidades

• Perform physical design implementation tasks: floor planning, power grid design, place and route, clock tree synthesis, timing closure.
• Work on challenging designs, including low power and high-speed designs at the latest technology nodes.
• Participate in or lead next generation physical design, methodology and flow development.
• Collaborate with RTL design team to ensure successful tapeouts.

Conocimientos

Physical design

ASIC design flow

Low Power Design

Team player / communication

Educación

BS/MS in EE/CS

Descripción del empleo

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Sr Application Engineer – Digital Implementation & Physical Design

Location: Malaysia

Job Overview

We are seeking a Sr Application Engineer to support and drive the adoption of Cadence’s digital implementation, physical design, and static verification solutions across key customers in the region.

In this role, you will combine deep hands-on physical design expertise with technical leadership and customer engagement, helping customers achieve optimal performance, power, and area (PPA) on advanced technology nodes. You will work closely with customer design teams, Cadence R&D, Product Engineering influencing methodologies and ensuring successful project execution and tool adoption.

• The candidate will perform the physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure
• The candidate will have the opportunity to work on many varieties of challenging designs, i.e. low power and high-speed designs at the latest technology nodes.
• The responsibility of the candidate includes participating in or leading next generation physical design, methodology and flow development.
• The candidate will work closely with RTL design team to ensure successful tapeouts.

Requirement

• BS/MS in EE/CS with 2+ years of hands-on experience in physical design and verification with prior working experience in 7nm and below technologies.
• Experienced with ASIC design flow, hierarchical physical design strategies, methodologies, and understand deep sub-micron technology issues.
• Solid knowledge on Low Power Design
• Able to assume responsibility for a variety of technical tasks and to work independently
• Self-motivated, able to work as a team player, and good English communication skills

We’re doing work that matters. Help us solve what others can’t.