Senior RTL Design Engineer for ASIC/VLSI

Bitdeer (NASDAQ: BTDR)

Penang

On-site

MYR 80,000 - 180,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Diversity culture
Open workspaces
Startup spirit
Networking opportunities
Impact on industry
Training & mentoring
Competitive benefits

Job summary

Bitdeer is seeking an experienced RTL Design Engineer in Penang, Malaysia to contribute to ASIC design using Verilog HDL. You will participate in architectural discussions, perform RTL coding, and support design reviews, ensuring quality from specification to tape-out.

You will collaborate with verification, emulation and implementation teams, apply strong computer architecture and VLSI knowledge, and work on GPGPU/NPU/CPU modules.

Qualifications

  • RTL design experience on ASIC with tape-out experience.
  • Strong understanding of computer architecture and VLSI design.
  • Experience in GPGPU/NPU/CPU module design including work scheduler, memory subsystem, vector processor core, tensor processor core.

Responsibilities

  • Participated in architectural design discussions.
  • Microarchitectural design and implementation using Verilog HDL based on the architectural specifications.
  • Design reviews and delivery quality control.
  • Soft and hard IP identification, selection and integration
  • Collaboration with verification and emulation teams in test plan development and debug
  • Collaboration with implementation team to close the design on synthesis, timing and power.

Education

Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related fields.

Tools

Verilog HDL

Job description

Bitdeer is seeking an experienced RTL Design Engineer in Penang, Malaysia to contribute to ASIC design using Verilog HDL. You will participate in architectural discussions, perform RTL coding, and support design reviews, ensuring quality from specification to tape-out.

You will collaborate with verification, emulation and implementation teams, apply strong computer architecture and VLSI knowledge, and work on GPGPU/NPU/CPU modules.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Verilog RTL SoC Engineer
Senior Verilog RTL SoC Engineer

Bitdeer (NASDAQ: BTDR) • Penang

On-site
MYR 120,000 - 180,000
Senior/Staff Front-End Engineer (RTL Design)
Senior/Staff Front-End Engineer (RTL Design)

Bitdeer (NASDAQ: BTDR) • Penang

On-site
MYR 80,000 - 180,000
Diversity culture
Open workspaces
Startup spirit
+4
Senior IP Design Architect & RTL Lead
Senior IP Design Architect & RTL Lead

AMD • George Town

On-site
MYR 120,000 - 180,000
Senior Physical Design Engineer – PCIe & AI Chip
Senior Physical Design Engineer – PCIe & AI Chip

Bitdeer (NASDAQ: BTDR) • Penang

On-site
MYR 180,000 - 300,000
Senior IC Verification Engineer – UVM & SystemVerilog Lead
Senior IC Verification Engineer – UVM & SystemVerilog Lead

Bitdeer (NASDAQ: BTDR) • Penang

On-site
MYR 60,000 - 90,000
Training and mentoring opportunities
Attractive welfare benefits
Networking opportunities with industry leaders
Senior IC Verification Engineer — UVM/SystemVerilog
Senior IC Verification Engineer — UVM/SystemVerilog

Bitdeer (NASDAQ: BTDR) • Penang

On-site
MYR 120,000 - 180,000
NPU Verification Lead — Principal/Staff Engineer
NPU Verification Lead — Principal/Staff Engineer

Bitdeer Technologies Group • Penang

On-site
MYR 325,000 - 448,000
Attractive welfare benefits
Developmental opportunities such as training and mentoring
IP Design Verification Engineer — RTL/DFx Expert (Hybrid)
IP Design Verification Engineer — RTL/DFx Expert (Hybrid)

Intel • George Town

Hybrid
MYR 150,000 - 210,000
CAD Design Engineer - RTL-to-GDS (Hybrid, Penang)
CAD Design Engineer - RTL-to-GDS (Hybrid, Penang)

AMD • Penang

Hybrid
MYR 110,000 - 170,000
Senior DFT/DFD ASIC Engineer Penang
Senior DFT/DFD ASIC Engineer Penang

AMD • Penang

On-site
MYR 120,000 - 190,000
AMD benefits