Senior SoC RTL/Logic Design Engineer

Intel Corporation

George Town

On-site

MYR 120,000 - 180,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Intel Corporation in Malaysia (Penang) seeks an experienced SoC RTL/Logic Staff Design Engineer to contribute to next-gen Client SoC development. You will own IP RTL, define features, and ensure clean handoffs to downstream teams, collaborating with verification and design teams to meet timing and power targets.

The role emphasizes hands-on RTL design, pre-silicon lab debug, and strong teamwork in a fast-moving environment at the DDG-MYS group on site in Malaysia.

Qualifications

  • Bachelor or Master in Electrical and Electronic Engineering, Computer Engineering or Computer Science.
  • 3+ years in IP or SoC RTL/Logic Design.
  • Strong knowledge of IP/subsystem architecture and high-speed bus protocols.
  • SoC/ASIC front-end design methodology and interconnect design.

Responsibilities

  • Own internal IP RTL design or integrate IP into SoC platforms.
  • Define, implement, and deliver new IP features and enhancements.
  • Drive IP-to-SoC handoff quality for downstream integration.
  • Perform RTL integration across power and clock domains, deliver front-end collateral.
  • Collaborate with verification to validate functionality and integration readiness.
  • Execute front-end quality checks: RTL analysis, synthesis, timing, power convergence.

Skills

RTL/Verilog
SystemVerilog
IP/SoC design
Pre-silicon lab debug
Front-end design flows
Collaboration & teamwork

Education

Bachelor or Master in EEE/CE/CS

Tools

EDA tools
Synthesis tools
Front-end RTL tools
AI-assisted RTL tools

Job description

Intel Corporation in Malaysia (Penang) seeks an experienced SoC RTL/Logic Staff Design Engineer to contribute to next-gen Client SoC development. You will own IP RTL, define features, and ensure clean handoffs to downstream teams, collaborating with verification and design teams to meet timing and power targets.

The role emphasizes hands-on RTL design, pre-silicon lab debug, and strong teamwork in a fast-moving environment at the DDG-MYS group on site in Malaysia.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff SoC RTL/Logic Engineer - Drive IP Integration
Staff SoC RTL/Logic Engineer - Drive IP Integration

Intel Corporation • Penang

On-site
MYR 150,000 - 220,000
Senior SoC Logic Design Engineer - RTL & Verification Lead
Senior SoC Logic Design Engineer - RTL & Verification Lead

Intel Corporation • Penang

On-site
MYR 120,000 - 180,000
Senior SoC Design Engineer - RTL & Validation Lead
Senior SoC Design Engineer - RTL & Validation Lead

Intel Corporation • George Town

Hybrid
MYR 180,000 - 300,000
Staff Logic Design Engineer
Staff Logic Design Engineer

Intel Corporation • George Town

On-site
MYR 120,000 - 180,000
Staff Logic Design Engineer
Staff Logic Design Engineer

Intel Corporation • Penang

On-site
MYR 150,000 - 220,000
Graduate SoC Design & Verification Engineer
Graduate SoC Design & Verification Engineer

Intel • George Town

Hybrid
MYR 73,000 - 117,000
Hybrid work model
Contract position
Senior SOC Design Engineer
Senior SOC Design Engineer

Intel Corporation • George Town

Hybrid
MYR 180,000 - 280,000
Senior NoC IP Architect & Technical Lead
Senior NoC IP Architect & Technical Lead

Altera • George Town

On-site
MYR 240,000 - 360,000
Hybrid Senior SOC Emulation & RTL Validation Engineer
Hybrid Senior SOC Emulation & RTL Validation Engineer

Intel Corporation • Penang

Hybrid
MYR 120,000 - 180,000
Senior Full-Chip Physical Design Engineer (Hybrid)
Senior Full-Chip Physical Design Engineer (Hybrid)

Intel Corporation • Penang

Hybrid
MYR 180,000 - 300,000