Design Readiness Engineer: Shape Next-Gen DRAM Validation

Micron Technology, Inc

Tlaquepaque

Presencial

MXN 600.000 - 900.000

Jornada completa

Hace 5 días
Sé de los primeros/as/es en solicitar esta vacante
Generador de candidaturas

Transforma esta oferta en una entrevista: un currículum y una carta de presentación creados pensando en lo que quiere el empleador.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Medical, dental and vision plans
Paid time-off and holidays
Relocation level: TBD

Descripción de la vacante

Micron Technology, Inc in Tlaquepaque, Mexico seeks a Design Readiness Engineer (New College Grad) to help prepare DRAM designs for validation and high‑volume manufacturing. You will collaborate across design, validation, and product teams to identify risks before silicon and drive timely resolutions.

The role offers growth in DRAM design concepts, circuit behavior analysis, and product readiness, with exposure to AI-enabled engineering tools and cross-functional collaboration across engineering

Formación

  • Bachelor's degree in electrical, computer, semiconductor engineering, or related field.
  • Understanding of electronic design concepts, device behavior, validation methods, or product engineering fundamentals.
  • Experience with technical debug, data analysis, problem solving, or new product introduction preferred.
  • Experience leading technical workstreams or coordinating multi-functional activities beneficial but not required.

Responsabilidades

  • Engage with design and product teams for pre-silicon readiness, risk assessment, and DFMEA preparation.
  • Partner with Component Validation teams to plan validation coverage before silicon arrival and debug silicon behavior.
  • Drive investigation and resolution of silicon findings in alignment with project milestones.
  • Develop strong cross-functional partnerships across Design, Verification, Architecture, System Compatibility, and Silicon Strategy groups.
  • Identify gaps in validation/production coverage and help define solutions to improve readiness.
  • Lead continuous improvement and AI-enabled tooling adoption to enhance engineering workflows.
  • Apply approved AI-enabled tools to improve data analysis, validation planning, documentation, and communication with human oversight.

Conocimientos

Electrical engineering basics
Problem solving
Data analysis
Technical debugging
Cross-functional collaboration

Educación

Bachelor's Degree in electrical/computer/semiconductor engineering

Descripción del empleo

Micron Technology, Inc in Tlaquepaque, Mexico seeks a Design Readiness Engineer (New College Grad) to help prepare DRAM designs for validation and high‑volume manufacturing. You will collaborate across design, validation, and product teams to identify risks before silicon and drive timely resolutions.

The role offers growth in DRAM design concepts, circuit behavior analysis, and product readiness, with exposure to AI-enabled engineering tools and cross-functional collaboration across engineering

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

Design Readiness Engineer: Pre-Silicon DRAM
Design Readiness Engineer: Pre-Silicon DRAM

Micron Technology, Inc • Tlaquepaque

Híbrido
MXN 25.000 - 42.000
Medical plans
Dental plans
Vision plans
+2
New College Grad - Design Readiness Engineer Tlaquepaque, Jalisco, Mexico Posted a day ago
New College Grad - Design Readiness Engineer Tlaquepaque, Jalisco, Mexico Posted a day ago

Micron Technology, Inc • Tlaquepaque

Híbrido
MXN 25.000 - 42.000
Medical plans
Dental plans
Vision plans
+2
Senior DRAM & Memory Circuit Design Engineer
Senior DRAM & Memory Circuit Design Engineer

Micron • Jalisco

Presencial
MXN 900.000 - 1.300.000
DRAM Layout Design Engineer - CAD & Verification
DRAM Layout Design Engineer - CAD & Verification

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 520.000 - 781.000
Medical, dental and vision plans
Paid family leave
Paid time-off program
+1
DRAM Layout Engineer: Lead IP Layout & Verification
DRAM Layout Engineer: Lead IP Layout & Verification

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 1.214.000 - 1.562.000
Medical, dental, and vision plans
Paid family leave
Paid time-off and holidays
Senior Design Verification Engineer - Memory & DRAM
Senior Design Verification Engineer - Memory & DRAM

Micron Memory Malaysia Sdn Bhd • Tlaquepaque

Presencial
MXN 1.203.000 - 1.719.000
New College Grad - Design Readiness Engineer
New College Grad - Design Readiness Engineer

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 600.000 - 900.000
Medical, dental and vision plans
Paid time-off and holidays
Relocation level: TBD
DRAM IP Layout Engineer — Precision & Leadership
DRAM IP Layout Engineer — Precision & Leadership

Micron Technology • Tlaquepaque

Presencial
MXN 1.041.000 - 1.389.000
DRAM Design Engineer (Intern) Tlaquepaque, Jalisco, Mexico Posted a day ago
DRAM Design Engineer (Intern) Tlaquepaque, Jalisco, Mexico Posted a day ago

Micron Technology, Inc • Tlaquepaque

Híbrido
MXN 112.000 - 156.000
DRAM IP Layout Engineer — Global Team Lead
DRAM IP Layout Engineer — Global Team Lead

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 693.000 - 1.041.000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1