Principal Verification Engineer

onsemi; Turbigo; In loco; EUR 59.400 - 72.600; Tempo pieno

Descrizione del lavoro

onsemi in Turbigo, Italy is looking for a Principal Verification Engineer to join its Power Management Division. You will lead verification activities across the full lifecycle, ensuring maximum functional and code coverage. The role requires strong expertise in SystemVerilog and UVM, and candidates should have 7–10+ years of experience.

The ideal candidate will develop verification plans, improve verification environments, and collaborate with cross-functional teams to drive quality. A competitive salary starting from €66,000 is offered, depending on experience.

Competenze

• 7–10+ years of relevant experience.
• Strong expertise in SystemVerilog and UVM.
• Solid knowledge of industry-standard EDA tools and verification flows.

Mansioni

• Develop SoC, subsystem, and block-level verification plans.
• Build and enhance scalable verification environments.
• Drive verification quality to achieve functional coverage metrics.

Conoscenze

SystemVerilog

UVM

Verification methodologies

Coverage-driven approaches

Scripting languages (Python, Tcl, C-shell)

Formazione

BSEE/MSEE (or equivalent)

Strumenti

EDA tools

JAMA

JIRA

Descrizione del lavoro

Principal Verification Engineer

Job Description

Principal Verification Engineer

Salary: Annual salary starting from €66,000, with the final offer depending on the candidate’s experience and qualifications.

Description

onsemi’s Power Management Division is seeking a Principal Verification Engineer with strong expertise in both block-level and SoC-level verification of integrated circuits. The ideal candidate has hands‑on experience with SystemVerilog, UVM and formal verification, and demonstrates a solid understanding of verification methodologies and coverage‑driven approaches.

You will work in a globally distributed team environment, extracting design intent from specifications and translating it into comprehensive verification strategies and plans to ensure maximum functional and code coverage.

Responsibilities

• Develop SoC, subsystem, and block‑level verification plans based on power management IC specifications.
• Build, maintain, and enhance scalable and reusable verification environments.
• Drive verification quality to achieve target functional and code coverage metrics.
• Promote and implement innovative verification methodologies and technologies.
• Ensure comprehensive verification of both hardware and firmware components.
• Analyze, debug, and root‑cause verification failures efficiently.
• Lead verification activities across the full lifecycle, from planning to silicon validation readiness, with focus on pre‑silicon quality.
• Collaborate closely with cross‑functional teams and communicate effectively through coverage reviews, design/code reviews, and project updates.

Qualifications

• BSEE/MSEE (or equivalent) with 7–10+ years of relevant experience.
• Strong expertise in SystemVerilog and UVM, including vertical reuse methodologies.
• Solid knowledge of industry‑standard EDA tools and verification flows.
• Proven experience in debugging complex verification issues.
• Hands‑on experience with Assertion‑Based Verification (SVA/PSL).
• Understanding of formal verification methodologies and their application to coverage closure.
• Proficiency in scripting languages such as Python, Tcl, or C‑shell.
• Experience in technical leadership and mentoring.
• Good understanding of analog and mixed‑signal IC architectures and integration challenges.

Nice to Have

• Experience with power‑aware verification (UPF/UCF).
• Exposure to AI/ML techniques applied to verification.
• Experience in HW/SW co‑verification environments.
• Familiarity with requirements and project management tools (e.g., JAMA, JIRA).
• Experience with multi‑phase switching regulators or power management systems.

Benefits

More details about our company benefits can be found here: https://www.onsemi.com/careers/career-benefits