Junior RISC-V Digital Design Engineer & SoC Innovator

Fondazione Chips-IT

Cascina Priora

In loco

Tempo pieno

14 giorni+
Generatore di candidature

Trasforma questa candidatura in un colloquio — un curriculum e una lettera di presentazione creati in base a ciò questo datore di lavoro sta cercando.

Supera i filtri ATS

Vantaggi offerti da questo lavoro

Competitive compensation
Lunch tickets
Private health care coverage
Structured growth path
Networking opportunities
Tax deductions for candidates from abroad

Descrizione del lavoro

A nonprofit research organization in Italy seeks junior researchers to engage in innovative projects on digital design and RISC-V architectures. Responsibilities include supporting R&D efforts, assisting with design and verification of digital systems, and collaborating with experienced team members. The ideal candidate should have a Master's degree (or near completion) in Electrical or Computer Engineering, coupled with knowledge of hardware description languages and a strong desire to learn in a cutting-edge environment. Competitive compensation and benefits are offered.

Competenze

  • Master's degree (or near completion) in Electrical/Computer Engineering focused on digital design.
  • Fundamental knowledge of HDL and digital design tools required.
  • Eagerness to learn and grow in digital design and processor architecture.

Mansioni

  • Support research and development of digital designs based on RISC-V architecture.
  • Assist in design and verification of digital building blocks.
  • Collaborate with senior team in technical discussions and design reviews.

Conoscenze

Hardware description languages (HDL)
Analytical skills
Problem-solving skills
Team collaboration

Formazione

Master's degree in Electrical Engineering or Computer Engineering

Strumenti

Verilog
VHDL

Descrizione del lavoro

A nonprofit research organization in Italy seeks junior researchers to engage in innovative projects on digital design and RISC-V architectures. Responsibilities include supporting R&D efforts, assisting with design and verification of digital systems, and collaborating with experienced team members. The ideal candidate should have a Master's degree (or near completion) in Electrical or Computer Engineering, coupled with knowledge of hardware description languages and a strong desire to learn in a cutting-edge environment. Competitive compensation and benefits are offered.
Ottieni la revisione del curriculum gratis e riservata.
o trascina qui il file.
Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Junior Digital Design and RISC-V Architectures Engineer
Junior Digital Design and RISC-V Architectures Engineer

Fondazione Chips-IT • Cascina Priora

In loco
Competitive compensation
Lunch tickets
Private health care coverage
+3
Senior Analog and Mixed Signal Integrated Circuit Design Research Engineer
Senior Analog and Mixed Signal Integrated Circuit Design Research Engineer

Fondazione Chips-IT • Cascina Priora

In loco
EUR 70.000 - 90.000
Lunch tickets
Private health care
Structured growth path
+3
Junior Digital IC Design Engineer (Verilog/SV)
Junior Digital IC Design Engineer (Verilog/SV)

NXP Semiconductors • Catania

Ibrido
EUR 31.000 - 43.000
Design Verification Engineer SoC
Design Verification Engineer SoC

Fondazione Chips-IT • Cascina Priora

Ibrido
EUR 25.000 - 55.000
Lunch tickets
Private health care
Structured growth path
+2
Senior RISC-V Standards Engineer – CPU Architecture
Senior RISC-V Standards Engineer – CPU Architecture

Qualcomm • Milano

In loco
EUR 120.000 - 150.000
Head of Silicon Design & Validation Infrastructure
Head of Silicon Design & Validation Infrastructure

Fondazione Chips-IT • Bologna

In loco
EUR 90.000 - 140.000
Lead of Silicon Design Support Infrastructure
Lead of Silicon Design Support Infrastructure

Fondazione Chips-IT • Bologna

In loco
EUR 90.000 - 140.000
Lunch tickets
Private health care coverage
Hybrid work policy
+1
Hybrid Junior R&D Engineer: Software, Electronics & AI
Hybrid Junior R&D Engineer: Software, Electronics & AI

ENLABOR • Delebio

Ibrido
EUR 35.000 - 45.000
EDA Design Center Lead for SoC Innovation
EDA Design Center Lead for SoC Innovation

Fondazione Chips-IT • Cascina Priora

In loco
Senior, Technical Standards – RISC-V CPU - Qualcomm - Remote, Italy
Senior, Technical Standards – RISC-V CPU - Qualcomm - Remote, Italy

Qualcomm • Milano

In loco
EUR 120.000 - 150.000