Analog Design Engineer Intern - Master's Thesis

Allegro MicroSystems

Milano

Vor Ort

EUR 6.696 - 11.160

Vollzeit

14 Tage+
Bewerbungsgenerator

Hebe dich für diese Rolle von der Masse ab — erstelle in etwa einer Minute einen maßgeschneiderten Lebenslauf und ein Anschreiben.

Schaffe es an den ATS-Filtern vorbei

Benefits dieser Stelle

Paid internship
Mentorship

Zusammenfassung

Allegro MicroSystems in Milan is offering a paid Master’s thesis internship in analog IC design and power electronics, focused on isolated gate driver IP. You will design, simulate and develop IP under expert mentorship.

Join a global technology leader and contribute to high‑voltage power products, gaining hands‑on experience with Cadence Virtuoso/Spectre, SPICE and MATLAB, while collaborating with engineers at the Milan Design Center.

Qualifikationen

  • Pursuing a Master’s degree in Electronic Engineering with focus on Analog/Mixed-Signal IC Design or Power Electronics.
  • Strong academic foundation in analog circuit design and power semiconductor devices (MOSFETs, IGBTs, SiC/GaN).
  • Familiarity with simulation tools (Cadence Virtuoso/Spectre, SPICE, or MATLAB/Simulink).
  • Familiarity with the Linux environment.
  • Proficiency in written and spoken English.
  • Proactive, collaborative mindset with a passion for innovation.

Aufgaben

  • Design, simulate and develop IP for isolated gate drivers.
  • Research will impact design efficiency and accelerate HV power product development.
  • Integral part of the Milan Design Center, mentored by senior engineers.
  • Apply academic knowledge to a tangible, high impact project in a professional power electronics IC design environment.

Kenntnisse

Analog IC design
Power electronics
MOSFETs/IGBTs
Cadence Virtuoso
Cadence Spectre
Linux
English proficiency

Ausbildung

Pursuing Master’s degree in Electronic Engineering (analog/mixed-signal / power electronics)

Tools

Cadence Virtuoso
Cadence Spectre
SPICE
MATLAB/Simulink

Jobbeschreibung

The Allegro team is united by a clear purpose—advancing technologies that make the world safer, more efficient, and more sustainable. With over 30 years of experience in semiconductor innovation, we bring that purpose to life across every part of the business—from breakthrough product development and customer success to how we show up for each other and the communities we serve.

Are you a talented and motivated electronic engineering student passionate about analog IC design, power electronics, and automotive applications? Allegro MicroSystems invites you to join our world‑class design team to pioneer a new IP for Isolated Gate Drivers. This is a unique opportunity to conduct your Master’s Thesis research at the cutting edge of the semiconductor industry.

As a thesis student, you will design, simulate and develop innovative and optimise IP for our isolated gate driver portfolio. This research will directly impact our design efficiency and accelerate the development of next‑generation high‑voltage power products. You will be an integral part of our highly dynamic Milan Design Center, supported and mentored by industry‑leading engineers.

What You Will Gain
  • Hands‑On Experience: Apply your academic knowledge to a tangible, high‑impact project in a professional power electronics IC design environment.
  • Expert Mentorship: Receive dedicated guidance and support from our senior design and technology experts.
  • Advanced Tooling: Gain proficiency with industry‑standard EDA tools (Cadence Virtuoso, Spectre) and behavioral modeling.
  • Professional Development: Enhance your skills in problem‑solving, teamwork, and working within a global technology leader.
  • Networking: Build valuable connections within Allegro and the broader semiconductor industry.
Required Skills And Experience
  • Pursuing a Master’s degree in Electronic Engineering (with a focus on Analog/Mixed‑Signal IC Design or Power Electronics).
  • Strong academic foundation in analog circuit design and power semiconductor devices (MOSFETs, IGBTs, SiC/GaN).
  • Familiarity with simulation tools (Cadence Virtuoso/Spectre, SPICE, or MATLAB/Simulink).
  • Familiarity with the Linux environment.
  • Proficiency in written and spoken English.
  • A proactive, collaborative mindset with a passion for innovation.

Duration: 6 months (Paid Internship)

Why Allegro?

Join Allegro and become part of a team where your contributions truly matter.

We foster a culture of Real Innovation, empowering you to push boundaries, develop cutting‑edge solutions, and drive continuous improvement.

Your work will create a Real Impact by solving complex real‑world challenges that fuel our success and shape the future of technology.

You’ll experience Real Connection, collaborating with talented colleagues around the globe in an environment built on trust, respect, and a shared purpose.

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Analog IC Design Intern — Isolated Gate Driver Thesis
Analog IC Design Intern — Isolated Gate Driver Thesis

Allegro MicroSystems • Milano

Vor Ort
EUR 6.696 - 11.160
Paid internship
Mentorship
Senior Systems Engineer, Product Definition
Senior Systems Engineer, Product Definition

Allegro MicroSystems, LLC • Milano

Vor Ort
EUR 43.000 - 60.000
Intern Analog Engineer
Intern Analog Engineer

Renesas Electronics Corp. • Catania

Vor Ort
EUR 8.900 - 13.000
Intern Analog Engineer
Intern Analog Engineer

Renesas • Catania

Vor Ort
EUR 6.700 - 10.000
Competitive benefits package
Manager, product and test engineering
Manager, product and test engineering

Allegro Microsystems • Milano

Vor Ort
EUR 70.000 - 95.000
Bonus
Analog/Mixed-Signal Intern: Power Management for HPC
Analog/Mixed-Signal Intern: Power Management for HPC

Renesas Electronics Corp. • Catania

Vor Ort
EUR 8.900 - 13.000
Intern Validation Engineer
Intern Validation Engineer

Renesas Electronics • Catania

Vor Ort
EUR 10.000 - 12.000
Competitive benefits package
Senior Analog and Mixed Signal Integrated Circuit Design Research Engineer
Senior Analog and Mixed Signal Integrated Circuit Design Research Engineer

Fondazione Chips-IT • Cascina Priora

Vor Ort
EUR 70.000 - 90.000
Lunch tickets
Private health care
Structured growth path
+3
Thesis: Optimization Tool Evaluation for Analog Design (f/m/div)
Thesis: Optimization Tool Evaluation for Analog Design (f/m/div)

Infineon Technologies AG • Padova

Vor Ort
EUR 6.700 - 10.000
Intern
Intern

Renesas • Catania

Vor Ort
EUR 10.000 - 12.000
Mentorship
Hands-on internship