Sr DFT Engineer

NXP Semiconductors; Hyderabad; On-site; INR 1,500,000 - 2,100,000; Full time

Job summary

NXP Semiconductors in Hyderabad, India is seeking a Senior DFT Engineer to design, implement and verify DFT architectures for complex SoCs. You will collaborate with RTL, physical design, and verification teams to ensure robust testability and high-quality silicon.

The role involves defining DFT for scan/MBIST/LBIST, integrating test patterns, and optimizing test coverage and time across RTL and gate-level simulations.

Qualifications

• Hands-on experience with DFT methodologies and test architectures.
• Experience with scan insertion, test compression, and ATPG patterns.
• Knowledge of fault models (stuck-at, transition, path delay).
• Experience with silicon debug and ATE bring-up.

Responsibilities

• Define and implement DFT architecture for SoCs (scan, MBIST, LBIST, boundary scan).
• Develop and integrate scan insertion, test compression, and ATPG patterns.
• Implement memory BIST and logic BIST strategies.
• Collaborate with RTL and physical design teams for DFT insertion and timing closure.
• Perform DFT verification at RTL and gate-level simulations.
• Work with ATE teams for test program development and silicon bring-up.
• Optimize test coverage, pattern count, and test time.

Skills

DFT methodologies

MBIST/LBIST

JTAG

ATPG tools

silicon debug

Education

Bachelor’s or Master’s in Electrical/Electronics Engineering

Tools

UPF/CPF-based DFT

Industry ATPG tools

Job description

Senior DFT Engineer: You will be responsible for designing, implementing, and verifying DFT architectures for complex SoCs. You will work closely with RTL, physical design, and verification teams to ensure robust testability and high-quality silicon.

Key Responsibilities

• Define and implement DFT architecture for SoCs (scan, MBIST, LBIST, boundary scan).
• Develop and integrate scan insertion, test compression, and ATPG patterns.
• Implement memory BIST and logic BIST strategies.
• Collaborate with RTL and physical design teams for DFT insertion and timing closure.
• Perform DFT verification at RTL and gate-level simulations.
• Work with ATE teams for test program development and silicon bring-up.
• Optimize test coverage, pattern count, and test time.

Required Skills

• Strong expertise in DFT methodologies: Scan, MBIST, LBIST, JTAG.
• Hands-on experience with industry standard ATPG tools.
• Proficiency in UPF/CPF-based low-power DFT.
• Knowledge of fault models (stuck-at, transition, path delay).
• Familiarity with physical design constraints for DFT.
• Experience in silicon debug and ATE bring-up.

Preferred Qualifications

• Pas experience with SoC level DFT
• Exposure to high-speed interfaces and DFT for mixed-signal blocks.
• Strong problem-solving and communication skills.

Education

• Bachelor’s or Master’s in Electrical/Electronics Engineering.

More information about NXP in India... #LI-9415 NXP Semiconductors N.V. (NASDAQ: NXPI) enables a smarter, safer, and more sustainable world through innovation. As the world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & IoT, mobile, and communication infrastructure markets.

For more information, visit www.nxp.com

Bright Minds. Bright Futures.

We believe that a key component to growing our business is to develop our people.

To enable you to grow your career at NXP, we offer online and offline learning opportunities to help you develop some of your core and professional skills.

Commitment At NXP. We recognize NXP is a powerful change agent as we continue to deliver innovative solutions that advance a more sustainable future.

We remain steadfast in our commitment to sustainability and making measurable year-on-year progress.

Also, we aim to create an inclusive work environment and we will not tolerate racism, discrimination or harassment of any kind.

We have programs in place focused on diversity, inclusion and equality.

Thank you for considering a career at NXP.