Senior Design Engineer

NXP Semiconductors

Dadri

On-site

INR 4,000,000 - 7,000,000

Full time

7 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

NXP Semiconductors in India is seeking a Senior DFT Engineer to design, implement, and verify DFT architectures for complex SoCs. You will collaborate with RTL, physical design, and verification teams to ensure robust testability and high-quality silicon.

The role covers defining DFT architecture (scan, MBIST, LBIST, boundary scan), developing ATPG patterns, and working with ATE bring-up to optimize test coverage and silicon yield.

Qualifications

  • Strong expertise in DFT methodologies: Scan, MBIST, LBIST, JTAG.
  • Hands‑on experience with industry standard ATPG tools.
  • Proficiency in UPF/CPF-based low‑power DFT.
  • Knowledge of fault models (stuck‑at, transition, path delay).
  • Familiarity with physical design constraints for DFT.
  • Experience in silicon debug and ATE bring‑up.

Responsibilities

  • Define and implement DFT architecture for SoCs (scan, MBIST, LBIST, boundary scan).
  • Develop and integrate scan insertion, test compression, and ATPG patterns.
  • Implement memory BIST and logic BIST strategies.
  • Collaborate with RTL and physical design teams for DFT insertion and timing closure.
  • Perform DFT verification at RTL and gate-level simulations.
  • Work with ATE teams for test program development and silicon bring-up.
  • Optimize test coverage, pattern count, and test time.

Skills

DFT methodologies
ATPG tools
JTAG
Low‑power DFT (UPF/CPF)
Fault models
Physical design constraints
Silicon debug
ATE bring‑up

Education

Bachelor’s or Master’s in Electrical/Electronics Engineering

Tools

ATPG tools
UPF/CPF-based DFT

Job description

Senior DFT Engineer: You will be responsible for designing, implementing, and verifying DFT architectures for complex SoCs. You will work closely with RTL, physical design, and verification teams to ensure robust testability and high-quality silicon.

Key Responsibilities
  • Define and implement DFT architecture for SoCs (scan, MBIST, LBIST, boundary scan).
  • Develop and integrate scan insertion, test compression, and ATPG patterns.
  • Implement memory BIST and logic BIST strategies.
  • Collaborate with RTL and physical design teams for DFT insertion and timing closure.
  • Perform DFT verification at RTL and gate-level simulations.
  • Work with ATE teams for test program development and silicon bring-up.
  • Optimize test coverage, pattern count, and test time.
Required Skills
  • Strong expertise in DFT methodologies: Scan, MBIST, LBIST, JTAG.
  • Hands‑on experience with industry standard ATPG tools.
  • Proficiency in UPF/CPF-based low‑power DFT.
  • Knowledge of fault models (stuck‑at, transition, path delay).
  • Familiarity with physical design constraints for DFT.
  • Experience in silicon debug and ATE bring‑up.
Preferred Qualifications
  • Pas experience with SoC level DFT
  • Exposure to high‑speed interfaces and DFT for mixed‑signal blocks.
  • Strong problem‑solving and communication skills.
Education
  • Bachelor’s or Master’s in Electrical/Electronics Engineering.

More information about NXP in India... #LI‑9415 NXP Semiconductors N.V. (NASDAQ: NXPI) enables a smarter, safer, and more sustainable world through innovation. As the world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & IoT, mobile, and communication infrastructure markets. For more information, visit www.nxp.com Bright Minds. Bright Futures. We believe that a key component to growing our business is to develop our people. To enable you to grow your career at NXP, we offer online and offline learning opportunities to help you develop some of your core and professional skills. Commitment At NXP. We recognize NXP is a powerful change agent as we continue to deliver innovative solutions that advance a more sustainable future. We remain steadfast in our commitment to sustainability and making measurable year‑on‑year progress. Also, we aim to create an inclusive work environment and we will not tolerate racism, discrimination or harassment of any kind. We have programs in place focused on diversity, inclusion and equality. Thank you for considering a career at NXP.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Sr Principal Engineer
Sr Principal Engineer

NXP Semiconductors • Dadri

On-site
INR 2,800,000 - 5,500,000
Learning opportunities
Inclusive culture
Lead DFT Engineer
Lead DFT Engineer

NXP Semiconductors • Dadri

On-site
INR 700,000 - 1,200,000
Sr. DFT Engineer
Sr. DFT Engineer

Kinara.ai • Pune District

On-site
INR 1,800,000 - 3,000,000
Sr DFT Engineer
Sr DFT Engineer

Kinara.ai • Hyderabad

On-site
INR 3,000,000 - 5,000,000
Senior Lead Engineer - STA
Senior Lead Engineer - STA

NXP Semiconductors • India

On-site
INR 1,200,000 - 2,200,000
Lead Design Verification Engineer
Lead Design Verification Engineer

NXP Semiconductors • India

On-site
INR 1,800,000 - 3,200,000
Lead Validation Engineer Analog
Lead Validation Engineer Analog

NXP Semiconductors • India

On-site
INR 1,200,000 - 2,000,000
Principal DFT Engineer
Principal DFT Engineer

NXP Semiconductors • Maharashtra

On-site
INR 3,500,000 - 6,000,000
Senior Principal Engineer - IP Design
Senior Principal Engineer - IP Design

NXP Semiconductors • Dadri

On-site
INR 4,000,000 - 6,000,000
Sr. Principal Digital Designer
Sr. Principal Digital Designer

NXP Semiconductors • Bengaluru

On-site
INR 4,500,000 - 7,500,000