Senior Design And Verification Engineer

Pqangels Technologies

Bengaluru

On-site

INR 1,500,000 - 2,100,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Fixed Pay
Health Insurance
Relocation Assistance

Job summary

PQAngels Technologies Pvt Ltd in Bengaluru seeks an experienced Design Verification Engineer with strong UVM expertise for SoC/IP verification. This role also requires mentoring a small team and guiding junior engineers through planning, execution, and signoff.

The ideal candidate has 5–10 years of hands-on verification experience with leadership skills and a track record of delivering end-to-end verification deliverables. Knowledge of AMBA/AXI/PCIe and EDA tools is preferred.

Qualifications

  • Bachelor's or Master's degree in Electronics, Electrical, ECE, VLSI, Microelectronics or related field.
  • 5–10 years hands-on experience in Design and Verification Engineering (SoC/IP level).
  • Experience leading, mentoring and managing a small verification team.
  • Ability to own verification deliverables end-to-end and ensure signoff quality.

Responsibilities

  • Develop verification plans.
  • Build reusable UVM environments.
  • Functional coverage closure and regression execution.
  • Assertions and debugging across SoC/IP blocks.
  • Testbench development and protocol verification.
  • Root cause analysis and documentation.
  • Collaborate with RTL and PD teams.
  • Lead and mentor a team of 3–4 verification engineers; ensure on-time delivery.

Skills

SystemVerilog
UVM
SVA
Functional Coverage
Python / TCL

Education

Bachelor's or Master's degree in Electronics, Electrical, ECE, VLSI, Microelectronics or related field

Tools

VCS
Xcelium
QuestaSim
Verdi

Job description

ABOUT PQANGELS

PQAngels is a product engineering company built for the silicon-to-software stack. Founded by engineers, we help customers accelerate innovation through Semiconductor, ASIC, VLSI, Embedded and Product Engineering services.


ROLE SUMMARY

We are seeking an experienced Design Verification Engineer with strong UVM expertise for SoC/IP verification. This role also requires proven experience in leading and mentoring a small team, with the ability to guide junior engineers through planning, execution, and signoff.


OUR REQUIREMENTS & EXPECTATIONS


  • Experience: 5 to 10 years of hands-on experience in Design and Verification Engineering (SoC/IP level).

  • Team Leadership: Demonstrated ability to lead, mentor, and manage a team of 3-4 verification engineers, including task allocation, progress tracking, and technical guidance.

  • Ownership: Ability to independently own verification deliverables end-to-end and be accountable for the team's output and quality of signoff.

  • Stakeholder Interface: Act as the primary technical point of contact for customer discussions related to project scope, status, and issue resolution.


KEY RESPONSIBILITIES


  • Develop verification plans.

  • Build reusable UVM environments.

  • Functional coverage closure.

  • Assertions and debugging.

  • Regression execution.

  • Testbench development.

  • Root cause analysis.

  • Protocol verification.

  • Customer interactions.

  • Documentation.

  • Verification signoff activities.

  • Collaborate with RTL and PD teams.

  • Lead and mentor a team of 3-4 design verification engineers, reviewing their work, unblocking technical issues, and ensuring on-time delivery.

  • Plan and distribute verification tasks across the team in line with project milestones.

  • Report team progress, risks, and coverage status to internal and customer stakeholders.


MANDATORY TECHNICAL SKILLS


  • SystemVerilog

  • UVM

  • SVA

  • Functional Coverage

  • Python / TCL


Protocol Verification: AMBA, AXI, APB, AHB, PCIe, DDR, USB, Ethernet


EDA TOOLS


  • VCS

  • Xcelium

  • QuestaSim

  • Verdi


QUALIFICATIONS

Bachelor's or Master's degree in Electronics, Electrical, ECE, VLSI, Microelectronics or related field.


SOFT SKILLS

Strong communication, analytical thinking, stakeholder management, team leadership, problem solving and ability to work in global teams.


WHY JOIN PQANGELS?

Work on advanced semiconductor projects, lead a skilled verification team, and gain exposure to global customers.


Onsite Opportunities


  • Fixed Pay

  • Health Insurance

  • Relocation Assistance


Candidate Information Required: Updated Resume, Total Experience, Relevant Experience, Team Size Managed, Current Company, Current CTC, Expected CTC, Notice Period, Current Location and Preferred Location.


PQAngels Technologies Pvt Ltd | www.pqangelstech.com

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RTL Design Verification Engineer-PQAngels
RTL Design Verification Engineer-PQAngels

Pqangels Technologies • Bengaluru

On-site
INR 1,000,000 - 2,100,000
Onsite Opportunities
Fixed Pay
Health Insurance
+1
Asic Design And Verification Engineer-PQAngels
Asic Design And Verification Engineer-PQAngels

Pqangels Technologies • Bengaluru

On-site
INR 1,500,000 - 2,200,000
Onsite Opportunities
Fixed Pay
Health Insurance
+1
Design Verification Engineer ( 4+ Years Experience)
Design Verification Engineer ( 4+ Years Experience)

PQAngels Technologies Pvt. Ltd • Bengaluru

On-site
INR 1,500,000 - 2,300,000
Competitive compensation
Exposure to global semiconductor proj.
Collaborative work environment
+1
Senior Design Verification Engineer
Senior Design Verification Engineer

PQAngels Technologies Pvt. Ltd. • Bengaluru

On-site
INR 2,500,000 - 3,600,000
Competitive Salary
Health Insurance
Performance Incentives
+4
ASIC Design Verification Engineer
ASIC Design Verification Engineer

PQAngels Technologies Pvt. Ltd • Bengaluru

On-site
INR 900,000 - 1,500,000
Competitive compensation
Global semiconductor projects
Collaborative environment
+1
ASIC Design Verification Engineer
ASIC Design Verification Engineer

PQAngels Technologies Pvt. Ltd. • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Competitive compensation
Learning & career growth
Exposure to global semiconductor proj.
+3
Senior Engineer - SOC Verification
Senior Engineer - SOC Verification

Larsen & Toubro • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Competitive salary and benefits
Opportunities for growth and leadership
Senior Design Verification Engineer
Senior Design Verification Engineer

HCLTech • Bengaluru

On-site
INR 1,500,000 - 2,500,000
Competitive salary
Professional development opportunities
Dynamic work environment
Senior SoC Design Verification Engineer
Senior SoC Design Verification Engineer

844 Altera Semiconductor Technology India Pvt. Ltd. • Madhapur

On-site
INR 1,500,000 - 3,000,000
Design Verification Engineer
Design Verification Engineer

LeadSoc Technologies Pvt Ltd • Bengaluru

On-site
INR 1,500,000 - 3,000,000