Principal RTL Design Engineer

STMicroelectronics

Bengaluru

On-site

INR 2,500,000 - 3,500,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

STMicroelectronics is looking for a Design Engineer to lead and contribute to the design and delivery of Core Subsystem across multiple SoC generations in Bengaluru, India. This pivotal role requires deep expertise in RTL design and SoC-level integration.

Responsibilities include collaborating with cross-functional teams, owning end-to-end RTL delivery, and mentoring junior engineers. Ideal candidates will possess extensive experience in ARM-based SOC architecture and scripting knowledge.

Qualifications

  • 15+ years of RTL design experience.
  • Hands-on experience in RTL coding, debugging, verification, synthesis and timing closure.
  • Proficiency in formal verification techniques and power checks.

Responsibilities

  • Collaborate with architects to define SOC specifications.
  • Own RTL delivery while optimising design for PPA targets.
  • Mentor junior engineers and provide technical leadership.

Skills

RTL design experience
ARM based SOC architecture
Scripting and automation using Python
Leadership and communication skills

Education

Bachelor’s or Master’s degree in Electronics/Electrical Engineering

Tools

EDA tools for synthesis

Job description

Job Description

As part of the Platform design team, the Design Engineer will be responsible for leading and contributing to the design and delivery of Core Subsystem across multiple SoC generations. With deep experience in RTL design and SoC-level integration, this role is critical for enabling high-performance, low-power, and functionally safe systems across diverse markets.

Responsibilities
  • Collaborate with systems architects and microarchitects to define high level, implementable SOC specifications.
  • Own end-to-end IP/Sub-system RTL delivery while analysing and optimising design for power, performance and area (PPA) targets.
  • Work on IPs including ARM Cores, Interconnect Fabrics, Memory Controller IPs.
  • Lead RTL design and integration of Sub-system supporting complex architectures with multi-core, multi-reset domains.
  • Demonstrate strong proficiency with frontend flows, including LINT, CDC, Synthesis, DFT and Static Timing Analysis (STA).
  • Drive the development of robust Safety, Security and Debug architectures for advanced SOCs with multiple interconnects.
  • Design and integrate standard interface protocols like AHB/AXI and memory interfaces like RAM, Flash.
  • Engage cross-functionally with DFT, Physical Design, Verification, Emulation and Validation teams to ensure first time right silicon and on-time project delivery.
  • Support silicon bring-up, debug, and post-silicon performance analysis through detailed simulation and system-level integration.
  • Continuously evaluate and adopt new design methodologies and best practices to improve productivity and shift‑left the design cycle.
  • Utilise scripting to manage design flows and automate repetitive tasks for improved efficiency.
  • Mentor junior engineers, and provide technical leadership and guidance across multiple design projects.
  • Contribute to the innovation quotient of the team via Patents, Industry standard publications etc.
Qualifications
  • Bachelor’s or Master’s degree or equivalent experience in Electronics/Electrical Engineering with 15+ years of RTL design experience.
  • Hands‑on experience in RTL coding, debugging, verification, synthesis and timing closure.
  • Strong experience in ARM based SOC architecture and ASIC design flow.
  • AMBA protocols (AXI, AHB, APB), clock/reset domains and memory sub-systems.
  • Experience with EDA tools for synthesis, LINT, CDC, RDC and timing analysis.
  • Familiarity with formal verification techniques, static/dynamic power checks.
  • Proficiency in scripting and automation using Python.
  • Excellent leadership, communication skills.
  • Experience working with global cross‑functional teams.
  • Working knowledge of safety‑critical design flows in automotive systems. Knowledge of Automotive Functional Safety ISO26262 is a plus.

At ST, we endeavour to foster a diverse and inclusive workplace, and we do not tolerate discrimination. We aim to recruit and retain a diverse workforce that reflects the societies around us. We strive for equity in career development, career opportunities, and equal remuneration. We encourage candidates who may not meet every single requirement to apply, as we appreciate diverse perspectives and provide opportunities for growth and learning. Diversity, equity and inclusion (DEI) is woven into our company culture.

To discover more, visit st.com/careers.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal RTL Design Engineer
Principal RTL Design Engineer

STMicroelectronics • Greater Noida

On-site
INR 1,500,000 - 2,000,000
RTL Design Leader
RTL Design Leader

STMicroelectronics • Greater Noida

On-site
INR 1,500,000 - 2,500,000
RTL Design Leader
RTL Design Leader

STMicroelectronics • Dadri

On-site
INR 2,500,000 - 3,500,000
Senior Engineer, RTL Design
Senior Engineer, RTL Design

Arm • Bengaluru

Hybrid
INR 1,500,000 - 2,100,000
Senior RTL Design Engineer
Senior RTL Design Engineer

Larsen & Toubro • Bengaluru

On-site
INR 1,000,000 - 1,500,000
Senior RTL Design Engineer
Senior RTL Design Engineer

Cadence • Hyderabad

On-site
INR 3,500,000 - 6,200,000
Health insurance
Professional development
Mentorship
RTL Engineer
RTL Engineer

Texas Instruments India • Bengaluru

On-site
INR 1,500,000 - 2,500,000
Lead/Staff RTL Design Engineer
Lead/Staff RTL Design Engineer

Silicon Labs • Hyderabad

On-site
INR 900,000 - 1,500,000
Lead PrincipalRTL Design Engineer
Lead PrincipalRTL Design Engineer

Cadence • Pune District

On-site
INR 3,500,000 - 7,000,000
RTL Design Engineer
RTL Design Engineer

TekPillar® • Bengaluru Urban

On-site
INR 1,000,000 - 1,500,000