IP RTL Design Leader

Tenstorrent

Bengaluru

Hybrid

INR 4,000,000 - 7,000,000

Full time

7 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Competitive compensation package

Job summary

Tenstorrent is seeking an experienced System IP RTL Design Lead to define and implement datacenter-class IP for next-generation semiconductor products. The role requires hands-on technical leadership across architecture, design, verification, physical design, and IP vendors.

Based in Bangalore, India, the position offers a hybrid work model and opportunities to influence architecture decisions, microarchitecture, and IP integration for high-performance compute systems.

Qualifications

  • 15+ years of experience in complex SoC architectures and large-scale IP integration.

Responsibilities

  • Lead the technical definition, selection, and integration of IPs within advanced SoCs.

Skills

IP/SoC design leadership
RTL/Verilog/SystemVerilog
High-speed protocols
PPA trade-off optimization
Mentoring and team leadership
Cross-functional collaboration

Tools

Simulation tools
Synthesis tools
Lint/CDC tools
Power analysis tools

Job description

We are seeking an experienced and motivated System IP RTL Design Lead to drive the definition and implementation of complex datacenter class IP for our next-generation semiconductor products. The ideal candidate possesses a deep understanding of System IP and SoC architecture, IP integration challenges, and is adept at leading a design team to deliver high-quality, scalable IP solutions. This role requires strong hands-on technical leadership, excellent communication skills, and a proven track record in the successful delivery of silicon IP.

This role ishybrid, based out of Bangalore, India.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are
  • A seasoned IP / SoC design leader with 15+ yrs of strong expertise in complex SoC architectures, high-speed protocols, and large-scale IP integration.
  • Skilled in RTL design and debug (Verilog/SystemVerilog) with hands-on experience using industry-standard tools for simulation, synthesis, lint, CDC, and power analysis on high-frequency designs.
  • Experienced in driving microarchitecture decisions, authoring design specifications, and performing complex PPA trade-off optimizations.
  • A proactive problem solver capable of debugging complex logic across hierarchical levels within pre-silicon simulation, emulation, and post-silicon bring-up environments.
  • A collaborative technical leader who can work seamlessly across architecture, design, verification, physical design, software, firmware and external IP vendors.
  • Strong communication skills and the ability to mentor and guide engineering teams.
What We Need
  • Lead the technical definition, selection, and integration of internally and third party developed IPs including MMUs, Interrupt controllers, Interconnects, Memory controllers, and peripherals within advanced SoCs.
  • Define system-level requirements, IP specifications, interfaces, and integration methodologies to achieve performance, power, and area (PPA) goals.
  • Drive IP design through sign-off activities while ensuring compliance with functional, security, and quality requirements.
  • Bring deep expertise in protocols and interfaces such as AXI/AHB/APB, PCIe, DDR, and USB, along with scripting and verification methodologies including Python, Tcl, UVM, and formal verification.
What You Will Learn
  • Work on cutting-edge CPU and AI compute architectures integrating advanced compute, memory, and interconnect technologies.
  • Gain exposure to large-scale system integration challenges spanning RTL, verification, physical design, and silicon bring-up.
  • Influence key architectural and microarchitectural decisions that directly impact next-generation product performance and scalability.
  • Collaborate with highly experienced global engineering teams across multiple domains and disciplines.
  • Contribute to the evolution of scalable IP integration methodologies, verification flows, and best practices for future SoC programs.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RISC V System IP RTL Design Lead Bengaluru, Karnataka, India
RISC V System IP RTL Design Lead Bengaluru, Karnataka, India

Tenstorrent • Bengaluru

Hybrid
INR 600,000 - 1,000,000
Lead/Staff RTL Design Engineer
Lead/Staff RTL Design Engineer

Silicon Labs • Hyderabad

On-site
INR 900,000 - 1,500,000
(India) System IP Design Engineer
(India) System IP Design Engineer

Tenstorrent • Bengaluru

Hybrid
INR 1,000,000 - 1,500,000
Competitive compensation package
Mentorship opportunities
PMTS- RTL Design Engineer
PMTS- RTL Design Engineer

Mulya Technologies • Bengaluru

On-site
INR 6,000,000 - 9,000,000
Senior SoC Architect
Senior SoC Architect

Cortex Consultants LLC • Bengaluru Urban

On-site
INR 2,500,000 - 3,500,000
Lead PrincipalRTL Design Engineer
Lead PrincipalRTL Design Engineer

Cadence • Pune District

On-site
INR 3,500,000 - 7,000,000
Senior RTL Design Engineer
Senior RTL Design Engineer

Cadence • Hyderabad

On-site
INR 3,500,000 - 6,200,000
Health insurance
Professional development
Mentorship
ASIC RTL Design Lead
ASIC RTL Design Lead

eInfochips (An Arrow Company) • Dadri

On-site
INR 3,500,000 - 6,500,000
Lead Design Engineer - Digital IP
Lead Design Engineer - Digital IP

Larsen & Toubro • Bengaluru

On-site
INR 1,000,000 - 2,000,000
IP RTL Senior Design Engineer
IP RTL Senior Design Engineer

Intel • Bengaluru

On-site
INR 5,000,000 - 9,000,000