Design Engineer II

Cadence Design Systems, Inc.; Hyderabad; On-site; INR 1,200,000 - 1,800,000; Full time

Job summary

Cadence Design Systems, Inc. in Hyderabad seeks a results-driven ASIC design engineer to develop, automate and maintain EDA flows and scripts for physical implementation.

You will work with Genus, Innovus, Conformal and other backend tools, optimize PPA, and contribute to a robust RTL/flow regression infrastructure while collaborating with cross-functional teams.

Qualifications

• MS/MTech/BE/BTech in Electronics from reputed institutes with 2+ years' experience.
• Physical design experience in ASIC design environment.
• Knowledge of complete ASIC Design Flow: Synthesis, Physical Designing, Timing/Power Analysis, Formal Verification.
• Experience in Logic Synthesis and PPA optimization techniques, LEC debugging for production designs.
• Hands-on experience developing/debugging synthesis flows with EDA tools such as Genus and Fusion Compiler.
• Excellent leadership, communication, analytical and problem solving skills.
• Solid scripting skills including Python and Tcl.
• Self-motivated and good team player.

Responsibilities

• Development, automation and maintenance of EDA flows and scripts for physical implementation
• Develop TFM to optimize PPA for IPs and Soft Controllers
• PPA characterization and optimization for performance-/power-oriented IP cores on multiple foundries
• Manage regression infrastructure tracking RTL/flow development quality and PPA of key designs
• Digital design implementation using Cadence tools and backend flows
• Develop automation scripts using AI tools to reduce design turnaround time

Skills

Python

Tcl

Leadership

Communication

Analytical skills

Problem solving

Team player

Education

MS/MTech/BE/BTech in Electronics

Tools

Genus

Innovus

Conformal

Litmus

Tempus

Voltus

Certus

Pegasus

Job description

HYDERABAD

Full time

R55523

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

• Development, automation and maintenance of EDA flows and scripts for physical implementation

• Develop TFM to optimize PPA for IP’s and Soft Controllers

• PPA characterization and optimization of flow for performance-oriented and power-oriented best-in-class IP cores in advanced process nodes, on TSMC, Intel, Samsung and Rapidus Foundries

• Manage regression infrastructure that tracks quality of the RTL/flow development as well as the PPA of the key designs.

• Digital design implementation using Cadence EDA tools - Genus, Innovus, Conformal, Litmus, Tempus, Voltus, Certus, Pegasus and other backend tools

• Develop automation scripts using AI tools and reduce design execution turnaround time

• Required skills –

• Educational Qualification: MS/MTech/BE/ BTech in Electronics from reputed institutes with 2 + years' experience

• Physical design experience in ASIC design environment

• Should have knowledge of complete ASIC Design Flow, including Synthesis, Physical Designing , Timing Analysis, Power Analysis and Formal Verification

• Prior experience in Logic Synthesis and PPA optimization techniques, Logic Equivalence Checks ( LEC ) debug experience for production designs

• A detailed understanding of synthesis flows, hands on experience in developing, debugging synthesis flows with EDA tools such as Genus, Fusion Compiler.

• Should have excellent leadership, communication, analytical and problem solving skills

• Solid scripting skills including Python and Tcl.

• Should be self-motivated and good team player.

  We’re doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

• Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.