An application made for this job — a tailored resume and cover letter that speak straight to the posting.
Cadence Design Systems, Inc. in Noida is seeking an engineer to develop Formal Verification IPs and Verilog/SystemVerilog assertions for industry bus protocols. You will gain front-row access to cutting-edge formal verification and learn a range of protocols.
The role requires 2+ years of RTL design/verification, scripting with Python/TCL, and strong debugging skills. Collaboration with global teams and EDA tool familiarity are essential.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
The unique “One Cadence – One Team” culture promotes collaboration within and across teams to ensure customer success
Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other every day.
In this job, you will be responsible for development of Formal Verification IPs in form of a Verilog design model and System Verilog Assertions for industry standard bus protocols.
This role offers front row access to the cutting-edge innovation happening in Formal Verification and an opportunity to master a variety of protocols.
He/She should understand the designs and assertions for the formal verification.
A fair bit of automation and scripting language like Python/TCL required in this activity.
He/She should work as individual contributor and be a team player and need to coordinate with cross geographic teams.
Good understanding of the verification environment and design verification methodology is required.
Knowledge of at least one industry standard protocol (for example AHB, AXI, CHI, PCIe etc) is a MUST.
Very strong RTL design and synthesis concepts is required.
Strong verification concepts like understanding spec, creating test plans, adding coverage is required.
Strong analytical and problem-solving skills required.
Formal verification knowledge will be a plus.
He/she should have a good working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design/verification problems using these tools.
2+ years of experience in RTL design/Verification in case of BE/BTECH or master’s degree with Internship.
Knowledge of scripting languages & Flow development is a big plus.
Must have excellent debugging skills and ability to separate out the critical issues from trivial ones.
Knowledge of at least one industry standard protocol (for example AHB, AXI, CHI, PCIe etc).
Exposure to AI tools or methodologies used for verification, automation, debugging, or productivity improvement is highly desirable.
Must possess strong written, verbal and presentation skills.
He/she should have good communication skills.
Ability to establish a close working relationship with both customer peers and management.
Explore what’s possible to get the job done, including creative use of unconventional solutions.
Work effectively across functions and geographies.
We’re doing work that matters. Help us solve what others can’t.
We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)
Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.