Lead Solutions Engineer

Cadence Design Systems, Inc.; Ahmedabad District; On-site; INR 1,200,000 - 2,200,000; Full time

Job summary

Cadence Design Systems, Inc. is seeking a full-time verification engineer to design and implement advanced SOC verification environments in Ahmedabad.

The role involves developing constrained-random verification, writing tests, and ensuring coverage goals are met across AMBA and other protocols. The ideal candidate will have strong background in SystemVerilog, Verilog/VHDL, and C/C++/Python, plus experience with Cadence tools and flows, and a solid understanding of USB/PCIe/Ethernet protocols.

Qualifications

• Strong background in functional verification fundamentals and environment planning.
• SystemVerilog experience with UVM-based verification environment development.
• Proficient in Verilog/VHDL/C/C++/Perl/Python.
• Expertise in AMBA protocols (AXI/AHB/APB).
• Knowledge of USB/PCIe/Ethernet/DDR/LPDDR or similar protocols.
• Proficient with version control software.
• Experience with load sharing software.

Responsibilities

• Understand/review design specifications and develop verification strategy, test plans, and coverage plans.
• Develop constrained-random verification environments and verification components.
• Write tests, sequences, and functional coverage/assertions to meet verification goals.
• Develop C-based test cases for SOC verification.

Skills

Functional verification

SystemVerilog

Verilog/VHDL/C/C++/Perl/Python

AMBA protocols

USB/PCIE/Ethernet/DDR/LPDDR

Version control

Load sharing software

Tools

Cadence tools/flows

Job description

BANGALORE

NOIDA

AHMEDABAD

Full time

R46508

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Understand/review Design specification and develop verification strategy/Test plan/coverage plan. Development of constrained random verification environments and verification components. Writing tests/sequences/functional coverage/assertions to meet verification goals. Developing c-based test cases for SOC verification.

Required experience

• Strong background on functional verification fundamentals, environment planning, test plan generation, environment development

• System Verilog experience and experience with UVM based functional verification environment development is required.

• Good knowledge of verilog/vhdl/C/C++/Perl/Python.

• Expertise in AMBA protocols. (AXI/AHB/APB).

• Good knowledge of at least one of the USB/PCIE/Ethernet/DDR/LPDDR or similar protocols

• Good handle on using one or more version control software

• Good handle on using one or more load sharing software

Desirable skills and experience

• Prior experience with Cadence tools and flows is highly desirable.

• Familiarity with ARM/CPU architectures is a plus.

• Experience in developing c-based test cases for SOC verification

• Some experience with assembly language programming

• Good knowledge of some of the protocols like UART, I2C, SPI, JTAG

• Embedded C code development and debug

• Formal Verification experience

Strong vocabulary, communication, organizational, planning, and presentation skills are essential. Ability to work independently and productively with high quality output and results in a fast paced and dynamic environment. Ability and desire to learn new methodologies, languages, protocols etc. Must be open to constant personal development and growth to meet the evolving demands of the semiconductor industry. Self-motivated and willing take up additional responsibilities to contribute to team’s success.

We’re doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

• Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.