Design Architect

Cadence

Bengaluru

On-site

INR 1,800,000 - 2,500,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cadence is seeking an experienced engineer to join their team in Bengaluru, India, focusing on high-performance physical IP development. The ideal candidate will have 18-20 years of experience and excellent communication skills, essential for working with cross-functional teams.

Responsibilities include contributing to digital architecture and collaborating closely with various teams. Familiarity with AI-assisted design practices and knowledge of serial standards like PCIE and USB are essential.

Qualifications

  • 18-20 years of experience in working with Digital Design and Architecture.
  • Good written and verbal cross-functional communication skills.
  • Proven experience in various design architecture and implementation.
  • Comfortable interacting across development teams.

Responsibilities

  • Contribute to digital architecture, digital RTL, low power design.
  • Execute various tool flows for IP quality control.
  • Collaborate with design architects and verification teams.

Skills

Digital Design and Architecture
Design Implementation
Embedded uC Designs
Synthesis and SDC Creation
Scripting of Design Automation
Debugging Verification Test Cases
Knowledge of Serial Standards (PCIE, USB, Ethernet)
AI Assisted Design Practices
System Verilog
Python
C/C++
Revision Control Tools (Perforce, Git, SVN)

Education

Bachelor’s Degree
Master’s Degree

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This is an opportunity to join a dynamic and growing team of experienced engineers developing high-performance physical IP for industry-standard protocols. The successful candidate will be a highly motivated self-starter who is able to work independently and collaboratively to complete tasks within required project timelines with high quality. The candidate will contribute to digital architecture, digital RTL, low power design, synthesis and timing analysis, and behavioral coding for all IPs in the SerDes physical IP portfolio as well as executing various tool flows for IP quality control. The candidate will be able to work as part of a small and focused team of engineers and will be able to collaborate successfully as needed with design architects, digital verification, project management, and digital and analog design teams in multiple worldwide geographies.

This Includes But Is Not Limited To
  • Digital architecture that has an understanding of the trade-offs for power, performance, and area
  • Drive architecture to micro-architecture to RTL implementation with the refining of features/requirements throughout the design process
  • Understanding of synthesis, constraint generation, power management and DFT
  • Understanding of low-power designs and features (power islands, state retention, isolation)
  • Work with verification team to specify coverage points, testing strategy, corner conditions and stimulus creation
  • Familiarity with uC Based subsystems and their architecture
  • Familiarity with AI assisted design practices
Qualifications
  • 18-20 years of experience in working with Digital Design and Architecture.
  • Must have good written and verbal cross-functional communication skills.
  • Proven experience in most of the following:
    • Design Architecture
    • Design implementation
    • Embedded uC Designs
    • Synthesis and SDC Creation
    • Scripting of design automation
    • Debugging verification test cases / SVA’s to cover the design
  • Knowledge of existing Serial standards such as PCIE, USB, Ethernet, etc.
  • Must be comfortable interacting across the SSG development team including the ability to work with Mixed-signal, Verification and Analog teams
  • Should be open to work with AI assisted design practices. Knowledge of AI assisted design flow is plus.
  • Knowledge of multiple programming languages. System Verilog, Python, C/C++, etc, are a plus
  • Working knowledge of revision control tools such as Perforce, Git, SVN is a plus
  • Educational qualifications - minimum Bachelor’s degree, Master’s preferred

We’re doing work that matters. Help us solve what others can’t.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior RTL Design Engineer
Senior RTL Design Engineer

Cadence • Hyderabad

On-site
INR 3,500,000 - 6,200,000
Health insurance
Professional development
Mentorship
Design Engineering Architect
Design Engineering Architect

Cadence Design Systems • Bengaluru

On-site
INR 3,000,000 - 6,000,000
Lead PrincipalRTL Design Engineer
Lead PrincipalRTL Design Engineer

Cadence • Pune District

On-site
INR 3,500,000 - 7,000,000
Design Engineering Manager
Design Engineering Manager

Cadence • Bengaluru

On-site
INR 2,000,000 - 3,000,000
Opportunities for learning and development
Employee-friendly policies
Collaborative culture
ASIC Digital Design, Sr Staff Engineer
ASIC Digital Design, Sr Staff Engineer

Synopsys Inc • Dadri

On-site
INR 1,500,000 - 2,000,000
Lead Principal Analog design Engineer
Lead Principal Analog design Engineer

Cadence • Hyderabad

On-site
INR 3,000,000 - 5,500,000
Principal CAD Engineer
Principal CAD Engineer

TylSemi • Bengaluru

On-site
INR 2,500,000 - 3,500,000
Lead Design Engineer - Digital IP
Lead Design Engineer - Digital IP

Larsen & Toubro • Bengaluru

On-site
INR 1,000,000 - 2,000,000
SoC Design Director
SoC Design Director

Mulya Technologies • Bengaluru

On-site
INR 4,000,000 - 5,400,000
IP Design Director
IP Design Director

Mulya Technologies • Bengaluru

On-site
INR 6,000,000 - 12,000,000