ASIC/RTL Design Engineer - 2306

Sunrise Biztech Systems; Hyderabad; On-site; INR 1,200,000 - 1,800,000; Full time

Job summary

Sunrise Biztech Systems Pvt. Ltd. in Hyderabad is seeking a Senior Silicon Design Engineer with 4-6 years of RTL design experience to join our client project. You will drive integration of IPs into large-scale SoCs and work on AMBA-based interconnects.

The role requires collaboration with architecture, verification, physical design, firmware, and validation teams to deliver high-quality RTL and silicon-ready designs.

Qualifications

• Bachelor’s or Master’s degree in Electrical/ Electronics/ Computer Engineering or related field.
• 4–6 years of experience in ASIC/SoC RTL Design and Integration.
• Strong RTL development with Verilog/SystemVerilog.
• Experience integrating multiple IPs into complex SoCs.
• Expertise in AMBA AXI4/AXI4-Lite, AHB/APB, and interconnect architectures.
• Ability to debug subsystem and SoC-level integration issues.
• Familiarity with synthesis, timing analysis, lint, CDC/RDC, and static verification.

Responsibilities

• Lead RTL development and integration of IPs and subsystems.
• Drive subsystem-level design including clocking, reset, and configuration.
• Develop synthesizable RTL in Verilog/SystemVerilog.
• Implement AMBA interfaces AXI/AHB/APB.
• Collaborate with architecture and verification teams to ensure silicon readiness.
• Mentor junior engineers.

Skills

RTL Design

Verilog/SystemVerilog

AMBA AXI/AHB/APB

SoC Integration

Debugging

Synthesis & Timing

Lint/CDC/RDC

Interconnect Design

Clocking & Reset

Hardware Fundamentals

Education

Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or related discipline

Job description

Urgent Hiring!!!

Greetings from Sunrise Biztech Systems Pvt. Ltd.

We are hiring for one of our reputed clients for the following position. If you're interested and your experience matches the requirement, we'd love to hear from you.

Position: ASIC/RTL Design Engineer
Experience: 3 to 6 Years

Location: Hyderabad

Contract tenure: 1 year

Job Summary

We are looking for a Senior Silicon Design Engineer with 4-6 years of experience in RTL design and SoC/subsystem integration. The ideal candidate will have strong expertise in integrating complex IPs into large-scale SoCs, working with AMBA-based interconnects, driving microarchitecture implementation, and delivering high-quality RTL through silicon production. This role requires close collaboration with architecture, verification, physical design, firmware, and validation teams to enable successful execution of subsystem and SoC development programs.

Key Responsibilities

• Lead RTL development and integration of complex IPs and subsystems within SoC environments.
• Drive subsystem-level design activities including integration, connectivity, clocking, reset architecture, and configuration management.
• Develop and maintain synthesizable RTL in Verilog/SystemVerilog.
• Implement and integrate AMBA-based interfaces including AXI, AHB, APB, and related protocols.
• Own end-to-end integration of third-party and internally developed IPs.
• Define and implement interconnect, clocking, reset, and data-flow architectures.
• Collaborate with architecture teams to translate specifications into robust microarchitectures and RTL implementations.
• Work closely with verification teams to develop integration test plans, debug simulation failures, and close coverage goals.
• Analyze and resolve integration issues involving functional correctness, protocol compliance, timing, and performance.
• Support synthesis, CDC/RDC analysis, timing closure, low-power implementation, and silicon bring-up activities.
• Drive design reviews and ensure adherence to RTL quality and integration methodologies.
• Mentor junior engineers and contribute to design process improvements and automation initiatives

Required Skills & Qualifications

• Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or related discipline.
• 4-6 years of experience in ASIC/SoC RTL Design and Integration.
• Strong RTL development skills using Verilog/System Verilog.
• Proven experience integrating multiple IPs into complex SoC or subsystem environments.
• Strong understanding of: AMBA AXI4/AXI4-Lite, AHB/APB protocols
  oInterconnect architectures, Clocking and reset strategies
  oMemory-mapped architecture.
• Experience debugging subsystem and SoC-level integration issues.
• Knowledge of hardware fundamentals: FSM design, Pipelining, Arbitration logic, Performance optimization, CDC/RDC methodologies
• Experience with synthesis and timing analysis flows.
• Familiarity with lint, CDC, RDC, and static verification tools.
• Strong debugging and problem-solving skills.