ASIC Manager

Weekday AI (YC W21); Hyderabad; On-site; INR 4,000,000 - 7,000,000; Full time

Job summary

Weekday AI (YC W21) in Hyderabad, India, seeks an experienced Senior Verification Lead to spearhead verification of high-speed IPs and SoCs with a focus on PCIe, SystemVerilog, and UVM. The role combines deep technical expertise with verification strategy, leadership, automation, and cross-functional collaboration.

The successful candidate will drive scalable verification programs, silicon bring-up, and reliable delivery across multiple IPs and subsystems while mentoring engineers and

Qualifications

• 14+ years of verification experience in semiconductor IP, subsystems, and SoC verification.
• 12+ years hands-on IP/subsystem verification using SystemVerilog and UVM.
• Expert knowledge of PCIe protocols (Root Complex, Endpoint, SR-IOV) and related interfaces.

Responsibilities

• Lead verification of high-speed IPs and subsystems, including PCIe-based designs, using SystemVerilog and UVM.
• Define verification strategies, methodologies, plans, schedules, milestones, and deliverables for IP and subsystem programs.
• Drive end-to-end verification execution from specification analysis through product qualification and silicon bring-up.
• Establish scalable, reusable, portable, and efficient verification environments and methodologies.
• Develop and implement automation solutions to improve verification Productivity, coverage, quality, and execution efficiency.
• Collaborate with Architecture and Design teams to understand requirements and align verification flows and deliverables.
• Review architecture and design specs and translate requirements into comprehensive verification strategies.
• Lead verification closure, including coverage analysis, regression management, defect tracking, and quality assessment.
• Drive verification of PCIe Root Complex, Endpoint, and SR-IOV functionality.
• Support verification involving PCIe/NVMe, NAND, and AXI interfaces.

Skills

Verification leadership

Semiconductor IP verification

SystemVerilog

UVM

PCIe expertise

SoC verification

Team management

Education

Bachelor's or Master's in Electrical/Electronics/Computer Engineering

Tools

ModelSim/ Questa

Job description

Job Description:

𝗧𝗁𝗂𝘀 𝗋𝔔 o𝗿? 𝗀? 𝗍? 𝗆? 𝗒? 𝗈? 𝗅? 𝗒? 𝗍.

𝗦𝗔𝗅???? 𝗇? 𝗊? 𝗀? ℝ? 𝑇 𝑥? 𝗍? 𝑙? 𝗈? 𝑊? 𝗋? 𝗀.

Experience: 9+ yrs

Location: Hyderabad, Telangana, India

Job Type: Full-time

We are looking for an experiencedSenior Verification Leadto lead the verification of high-speed IPs and subsystems, with a strong focus onPCIe, SystemVerilog, UVM, and SoC verification methodologies.

The role combines deep technical expertise, verification strategy, team leadership, automation, and cross-functional collaboration. You will be responsible for driving high-quality IP and subsystem verification, establishing scalable methodologies, supporting silicon bring-up, and enabling multiple verification programs to execute efficiently and reliably.

Key Responsibilities

• Lead verification ofhigh-speed IPs and subsystems, including PCIe-based designs, using SystemVerilog and UVM.
• Define verification strategies, methodologies, plans, schedules, milestones, and deliverables for IP and subsystem programs.
• Drive end-to-end verification execution from specification analysis throughproduct qualification and silicon bring-up.
• Establish scalable, reusable, portable, and efficient verification environments and methodologies.
• Develop and implement automation solutions to improve verification productivity, coverage, quality, and execution efficiency.
• Collaborate closely with Architecture and Design teams to understand requirements and align verification flows and deliverables.
• Review architecture and design specifications and translate requirements into comprehensive verification strategies.
• Lead verification closure, including coverage analysis, regression management, defect tracking, and quality assessment.
• Drive verification ofPCIe Root Complex, Endpoint, and SR-IOVfunctionality.
• Support verification involving industry-standard interfaces and architectures such asPCIe/NVMe, NAND, and AXI.
• Lead and supportsilicon bring-upactivities and collaborate with hardware and engineering teams to resolve silicon-level issues.
• Plan team capacity and ramp-up to support verification of multiple IPs and subsystems in parallel.
• Manage technical execution across challenging schedules while maintaining verification quality and delivery commitments.
• Establish best practices for verification automation, portability, reusability, and continuous improvement.
• Collaborate with engineering teams across multiple geographies to coordinate execution and resolve dependencies.
• Provide technical mentoring, coaching, and career development support to verification engineers and technical leads.
• Identify verification risks, execution bottlenecks, and methodology gaps and drive appropriate corrective actions.
• Contribute to continuous improvement of verification processes, tools, frameworks, and engineering practices.

What Makes You a Great Fit

• 14+ years of overall verification experience, with strong expertise in semiconductor IP, subsystem, and SoC verification.
• 12+ years of hands-on experiencein IP/subsystem verification usingSystemVerilog and UVM.
• Expert-level knowledge ofPCIe protocols, including Root Complex, Endpoint, and SR-IOV functionality.
• Strong understanding ofSoC verification methodologies, processor architectures, and storage controller architectures.
• Experience with industry-standard interfaces such asPCIe/NVMe, NAND, and AXIis highly desirable.
• Proven experience leading and managing teams of10+ engineers and technical leads.
• Strong experience defining verification strategies, methodologies, environments, coverage plans, and execution frameworks.
• Demonstrated ability to driveautomation, portability, reusability, and verification efficiency.
• Experience leading complex verification programs through challenging schedules and multiple parallel deliverables.
• Hands-on experience withsilicon bring-up and post-silicon debugging.
• Strong collaboration skills with Architecture, Design, Validation, Firmware, and other engineering teams across multiple geographies.
• Excellent technical leadership, mentoring, coaching, and people-management capabilities.
• Strong analytical and problem-solving skills with the ability to identify risks and drive issues to closure.
• Bachelors or Masters degree inElectrical Engineering, Electronics Engineering, Computer Engineering, or a related discipline.