Senior PCIe Verification Lead (Hybrid)

AMD

Cork

Hybrid

EUR 90,000 - 130,000

Full time

4 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

AMD benefits

Job summary

AMD is seeking an experienced Design Verification Engineer for the PCIe controller sub-system. The role focuses on high‑speed digital design verification, testbench development, and verifying interactions with lower-level IPs.

You will collaborate with architects and designers to understand features and ensure robust verification across the subsystem. The ideal candidate brings 7+ years of DV experience, expert SystemVerilog/UVM skills, and strong mentoring and communication abilities, with

Qualifications

  • Bachelors or Masters in Electronics/Computer/Electrical Engineering with 7+ years of DV experience.
  • Experience verifying IPs, Subsystems or SoCs in a commercial setting.
  • Expert in SystemVerilog and UVM; strong mentorship and leadership abilities.

Responsibilities

  • Verify PCIe controller from test plan to sign-off.
  • Collaborate with architects to understand IP features and requirements.
  • Write, implement and review test plans and testbenches.
  • Develop test sequences using UVM, OOP, and scripting to improve coverage.
  • Lead verification tasks and drive on-time completion with quality.

Skills

PCIe verification
Low Power verification
UPF flow
Leadership
Mentorship
Strong communication
Scripting languages

Education

Bachelors or Masters in Electronics/Computer/Electrical Engineering

Tools

SystemVerilog
UVM
Perl
Ruby
Python
Makefile
Shell

Job description

AMD is seeking an experienced Design Verification Engineer for the PCIe controller sub-system. The role focuses on high‑speed digital design verification, testbench development, and verifying interactions with lower-level IPs.

You will collaborate with architects and designers to understand features and ensure robust verification across the subsystem. The ideal candidate brings 7+ years of DV experience, expert SystemVerilog/UVM skills, and strong mentoring and communication abilities, with

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior PCIe Verification Lead - Silicon Design
Senior PCIe Verification Lead - Silicon Design

AMD • Cork

Hybrid
EUR 120,000 - 160,000
AMD benefits at a glance
Senior PCIe Silicon Verification Engineer (Hybrid)
Senior PCIe Silicon Verification Engineer (Hybrid)

Advanced Micro Devices, Inc. • Cork

Hybrid
EUR 110,000 - 140,000
Senior ASIC Verification Lead for DDR/PCIe IP
Senior ASIC Verification Lead for DDR/PCIe IP

Synopsys, Inc. • Dublin

Hybrid
EUR 80,000 - 110,000
SMTS Silicon Design Engineer
SMTS Silicon Design Engineer

Advanced Micro Devices, Inc. • Cork

Hybrid
EUR 110,000 - 140,000
SMTS Silicon Design Engineer
SMTS Silicon Design Engineer

AMD • Cork

Hybrid
EUR 90,000 - 130,000
AMD benefits
Sr. STAFF/STAFF SILICON DESIGN ENGINEER (PCIe)
Sr. STAFF/STAFF SILICON DESIGN ENGINEER (PCIe)

AMD • Cork

Hybrid
EUR 120,000 - 160,000
AMD benefits at a glance
Senior ASIC Verification Engineer — DDR/PCIe IP Lead
Senior ASIC Verification Engineer — DDR/PCIe IP Lead

Synopsys, Inc. • Dublin

Hybrid
EUR 110,000 - 170,000
Senior ASIC Verification Architect - IP & DDR/PCIe Lead
Senior ASIC Verification Architect - IP & DDR/PCIe Lead

Synopsys Inc • Dublin

On-site
EUR 70,000 - 110,000
Principal ASIC Verification Lead for Interface IP
Principal ASIC Verification Lead for Interface IP

Synopsys Inc • Dublin

On-site
EUR 90,000 - 130,000
Senior ASIC Digital Design Architect: DDR/PCIe Expert
Senior ASIC Digital Design Architect: DDR/PCIe Expert

Synopsys, Inc. • Dublin

Hybrid
EUR 120,000 - 190,000