Senior Design Verification Engineer

JR United Kingdom; Bournemouth; On-site; GBP 50,000 - 75,000; Full time

Job summary

A rapidly expanding company is seeking a verification engineer to contribute to their cutting-edge work in the RISC-V sector. The successful candidate will collaborate with design teams to develop verification infrastructure and ensure product quality through detailed strategies. This role offers a diverse workload and excellent benefits in a flat-structured environment, ideal for innovative thinkers.

Qualifications

• Strong proficiency in SystemVerilog and UVM.
• Experience with mixed verification approaches.
• Familiarity with RISC-V architectures preferred.

Responsibilities

• Develop and maintain verification infrastructure.
• Implement detailed verification strategies.
• Manage functional and code coverage metrics.
• Troubleshoot and resolve issues while maintaining quality.

Skills

SystemVerilog

UVM

Verification methodologies

Hardware/software verification

Job description

Social network you want to login/join with:

col-narrow-left

Client:

Platform Recruitment

Location:

bournemouth, United Kingdom

Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Views:

9

Posted:

06.06.2025

Expiry Date:

21.07.2025

col-wide

Job Description:

Join an innovative, rapidly expanding company at the forefront of the RISC-V revolution developing IC that has high-impact applications across machine learning, aerospace and automotive.

Flat structure with a highly diverse workload and excellent benefits.

Responsibilities:

• Develop and maintain verification infrastructure in collaboration with design teams and external partners.
• Define and implement detailed verification strategies and architectures to ensure product quality and performance.
• Manage functional and code coverage metrics to track and report progress.
• Troubleshoot, debug and resolve issues while maintaining quality tracking dashboards and automated regression tests.

Requirements:

• Strong proficiency in SystemVerilog and UVM, with substantial experience in industry-standard verification methodologies.
• A solid understanding of mixed hardware/software verification approaches.
• Experience with RISC-V architectures is preferred.
• Proven ability to work effectively with design teams and external partners to achieve project goals.