Design Team Leader

AccelerComm Ltd

Cambridge

Hybrid

GBP 90,000 - 130,000

Full time

7 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Bonus up to 20% salary
EMI share options
Pension
Private health insurance
Hybrid working

Job summary

AccelerComm Ltd in Cambridge is seeking a Design Team Leader to drive the hardware design of next-generation baseband and signal processing IP for 5G and space-qualified devices. You will lead a cross-disciplinary team of engineers, shaping the technical roadmap and delivering high‑quality RTL designs on FPGA and ASIC.

The role is hands-on with a strong focus on mentoring, timely project delivery, and collaboration with algorithm, system architecture and software teams.

Qualifications

  • Track record of building and leading high performing collaborative teams.
  • Expert knowledge of RTL design (Verilog, SystemVerilog) for complex ASIC and FPGA products.
  • A strong skillset in delivery of digital designs for ASIC and FPGA.
  • Optimisation of timing and hardware resources for high throughput data or signal processing applications.
  • Experience with power management techniques, synthesis and timing analysis.
  • Expert user of EDA tools for simulation and synthesis.
  • Knowledge and appreciation of project management methodologies across the design lifecycle including agile and waterfall, requirements capture and traceability.

Responsibilities

  • Inform technical decision‑making and planning within the wider company, working with colleagues from Algorithm, System Architecture and Software teams.
  • Take responsibility for the successful and timely delivery of projects by providing technical leadership
  • Provide team leadership to build knowledge and support the development of individuals
  • Work closely with other senior members of the hardware team to help translate product requirements into hardware team deliverables.
  • Support discussions with customers during presales and product development
  • Oversee the implementation of designs targeting both FPGA and ASIC using industry standard techniques, including the creation of UVM based testbenches
  • Help to shape AccelerComm’s engineering methodology, processes, and design techniques, integrating AI where valuable.
  • Nurture professional growth of team members through regular mentoring, coaching, and feedback

Skills

RTL design
ASIC/FPGA
EDA tools
Project management
Agile/Waterfall
UVM verification

Tools

Verilog/SystemVerilog
UVM

Job description

Design Team Leader

Department: Hardware

Employment Type: Full Time

Location: Cambridge

Description

As the Principal Design Team Leader at AccelerComm, you will be working on 5G base stations on board satellites. This revolutionary technology is at the leading edge of non-terrestrial communications, and will underpin the next generation of mobile standards giving complete coverage to the globe. AccelerComm develop the baseband signal processing technology, using hardware acceleration to generate world-leading error resilience, capacity and power efficiency. The Principal Design Team Leader will take a leading role in shaping the technical roadmap for extending the power efficiency for the latest generation space-qualified devices, and then delivering this technology to our customers.

Key Responsibilities

We are looking for a person with a proven track record of team leadership and delivering complex IP, who has a real interest in all aspects of the Intellectual Property development life cycle.

This is a hands‑on role requiring exceptional team leadership skills alongside technical skills to drive the design, quality, and delivery of Layer 1 IP. This role will play a pivotal part in the growth of AccelerComm and our product portfolio. You will need to:

  • Help to inform technical decision‑making and planning within the wider company, working with colleagues from Algorithm, System Architecture and Software teams.
  • Take responsibility for the successful and timely delivery of projects by providing technical leadership
  • Provide team leadership to build knowledge and support the development of individuals
  • Work closely with other senior members of the hardware team to help translate product requirements into hardware team deliverables.
  • Support discussions with customers during presales and product development
  • Oversee the implementation of designs targeting both FPGA and ASIC using industry standard techniques, including the creation of UVM based testbenches
  • Help to shape AccelerComm’s engineering methodology, processes, and design techniques, integrating AI where valuable.
  • Nurture professional growth of team members through regular mentoring, coaching, and feedback
Skills, Knowledge & Expertise

Essential

  • Track record of building and leading high performing collaborative teams
  • Expert knowledge of RTL design (Verilog, SystemVerilog) for complex ASIC and FPGA products
  • A strong skillset in delivery of digital designs for ASIC and FPGA
  • Optimisation of timing and hardware resources for high throughput data or signal processing applications. Experience in power management techniques, synthesis and timing analysis
  • Expert user of EDA tools for simulation and synthesis
  • Knowledge and appreciation of project management methodologies across the design lifecycle including agile and waterfall, requirements capture and traceability.

Desirable

  • Knowledge of communications signal processing algorithms (such as error correction, equalisation, channel estimation, beamforming)
  • Understanding of UVM verification techniques or practical experience using UVM for IP verification
  • Experience with high speed interfaces on and off chip such as AMBA, PCI‑E or JESD
  • Understanding of using C++/SystemC for design modelling and integration
  • Experience in Technology Readiness Models
  • Understanding of system architecture of a multi‑disciplinary team project
Job Benefits

We pay competitive salaries which depend on skills and experience.

We offer a bonus scheme which pays up to 20% of salary annually, depending on performance. This is in addition to EMI share options, issued periodically. We offer a range of good quality company benefits including pension and private health insurance.

We operate flexible working hours and offer hybrid working.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Team Leader Cambridge
Design Team Leader Cambridge

AccelerComm Ltd • Cambridge

Hybrid
GBP 90,000 - 140,000
Bonus up to 20%
EMI share options
Pension
+2
Design Team Leader Bristol
Design Team Leader Bristol

AccelerComm Ltd • West of England

Hybrid
GBP 90,000 - 130,000
Bonus up to 20% of salary
EMI share options
Pension
+3
Design Team Leader
Design Team Leader

AccelerComm Ltd • West of England

On-site
GBP 110,000 - 170,000
Bonus scheme up to 20% of salary
EMI share options
Pension
+3
Senior Design Engineer Cambridge
Senior Design Engineer Cambridge

AccelerComm Ltd • Cambridge

On-site
GBP 90,000 - 130,000
EMI share options
Pension
Private health insurance
+3
Senior Design Engineer Bristol
Senior Design Engineer Bristol

AccelerComm Ltd • West of England

Hybrid
GBP 70,000 - 105,000
Bonus up to 20% of salary
EMI share options
Pension
+3
Senior Design Engineer
Senior Design Engineer

AccelerComm Ltd • Bristol

On-site
GBP 60,000 - 95,000
Bonus up to 20% of salary
EMI share options
Pension
+3
Design Engineer
Design Engineer

AccelerComm Ltd • Southampton

On-site
GBP 60,000 - 90,000
EMI share options
Pension
Private health insurance
+1
Design Engineer Southampton, UK
Design Engineer Southampton, UK

Eauzone Spa • Southampton

On-site
GBP 55,000 - 75,000
Bonus up to 20%
EMI share options
Pension
+1
Application Specific Integrated Circuit Design Engineer
Application Specific Integrated Circuit Design Engineer

Yoh, A Day & Zimmermann Company • Cambridge

On-site
GBP 70,000 - 100,000
Design Team Lead - RTL for FPGA/ASIC
Design Team Lead - RTL for FPGA/ASIC

AccelerComm Ltd • Cambridge

Hybrid
GBP 90,000 - 140,000
Bonus up to 20%
EMI share options
Pension
+2