Analog Layout Engineer (Lead)

Kandou AI; Reading; Hybrid; GBP 90,000 - 130,000; Full time

Job summary

Kandou AI is redefining AI hardware with MIMO-over-copper and a scalable, energy‑efficient memory fabric. We seek a Lead Analog Layout Engineer to drive custom analog layout, verification, and integration for high‑speed data links across advanced nodes.

You will collaborate with design teams, interact with customers, and work on packaging interfaces, while leveraging Cadence tools and EDA flows to ensure top‑tier performance and reliability.

Qualifications

• Must have experience in custom analog layout of circuits and blocks for multi-Gigabit serial data-link transceivers or HF/RF circuits.
• Experience in layout of high-speed/frequency circuits like amplifiers, oscillators, PLLs, DLLs and related building blocks.
• Understanding of layout approaches to high-speed circuits, matching constraints, parasitics minimization, power grids and ESD.
• Experience with 28nm, 14/16nm, 7nm processes.
• Proficient with Cadence Virtuoso, Spectre/HSpice, Calibre/PVS, EM, IR drop, ESD modelling.

Responsibilities

• Position in custom layout and verification of analog circuits, cells, blocks, and IP for multi-Gigabit high speed chip-to-chip communication links (SerDes up to 28Gb/s and memory IO).
• Layout and verification of very high-speed analog circuits.
• Interact with design team to understand requirements and implement solutions.
• Support IP and chip level integration.
• Support customers on requirements and IP delivery.
• Exposure to flip-chip package technologies.

Skills

Analog layout

High-speed circuits

EDA tools

Semiconductor physics

Communication and teamwork

Education

Graduate in E.E.

Tools

Cadence Virtuoso

Spectre/HSpice

Calibre/PVS

Parasitics extraction tools

Job description

At Kandou, we are redefining the economics of AI infrastructure. Our mission is to democratise AI by significantly reducing the Total Cost of Ownership (TCO) of hardware systems — a critical barrier to scalable adoption.

Our proprietary MIMO-over-copper technology powers a high-performance, chiplet-based AI memory fabric that is both scalable and energy-efficient. Unlike traditional interconnects, our solution reduces power consumption significantly while preserving high bandwidth and ultra-low latency — unlocking unprecedented efficiency for AI training and inference at scale.

Kandou’s architecture is not just an incremental improvement — it’s a foundational shift in how AI hardware is built for the future.

Job title: Analog Layout Engineer (Lead)

Location: EU/CH/UK

Responsibility

• Position in custom layout and verification of analog circuits, cells, blocks, and IP for multi-Gigabit high speed chip to chip communication links (SerDes up to and beyond 28Gb/s and/or memory IO) in advanced semiconductor technology nodes

• Layout and verification of very high-speed analog circuits

• Interact closely with the design team to understand requirements and implement solutions

• Support IP and chip level integration

• Support and interact with customers on requirements, and IP delivery

• Exposure to flip-chip package technologies

Experience

• Must have experience in custom analog layout of circuits and blocks for multi-Gigabit serial data-link transceivers or HF/RF circuits

• Must have expertise in layout of high-speed/frequency circuits like amplifiers, oscillators, phase-locked loops, delay-locked loops, and other fundamental building blocks like biasing, buffers, regulators, filters, data converters, etc.

• Understanding of layout approaches and techniques for high-speed circuits, matching constraints, minimization of parasitics, power grids and ESD requirements

• Experience on modern semiconductor process technologies including 28nm, 14/16nm, 7nm

• User of EDA tool for design and verification like Cadence Virtuoso, Spectre/HSpice, Calibre/PVS DRC/LVS, parasitics extraction and modelling, EM, and IR drop, ESD, etc.

Skills

• Self-motivated, with strong sense of ownership and responsibility. Good communicator and team player

• Manage workload and schedules and report to internal management team

• Background in Semiconductor Physics

Education

• Graduate in E.E.