DFT Engineer for SoC/ASIC – Design for Testability

NanoXplore SAS

Meylan

On-site

EUR 70,000 - 95,000

Full time

8 days ago
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Contract: Full Time CDI
Competitive salary + internal benefits

Job summary

NanoXplore SAS is seeking a DfT Engineer to own DfT insertion from specification to silicon bring-up in advanced nodes (28nm to 7nm and beyond). You will define strategies with SoC architects and guide the implementation with design teams, ensuring validation before tape-out and support after tape-out.

You will work in a multidisciplinary team with digital design, layout, and engineering, engaging with international customers in aeronautics and defense, and upholding ISO-9001 quality procedures.

Qualifications

  • Master’s degree or equivalent in Microelectronics with first experience in DfT insertion on an IP or ASIC.
  • Strong command of DfT concepts: Memory BIST, scan, boundary scan, Logic BIST, IJTAG protocol.
  • Experience with at least one DfT insertion tool: Modus, Tessent, or TestMax.

Responsibilities

  • Own the definition, implementation, and management of DfT insertion from specification through silicon bring-up.
  • Define DfT strategies with SoC architects and drive implementation with design teams, ensuring pre-tape-out validation and post tape-out support.
  • Maintain and improve DfT design flows and documentation.

Skills

DfT concepts
Memory BIST
Scan/boundary scan
IJTAG protocol
HDL (VHDL/Verilog/SystemVerilog)
Version control (Git/SVN)

Education

Master’s degree in Microelectronics

Tools

Cadence Genus/Tempus/LEC/XCelium
Synopsys Design Compiler/PrimeTime/Formality/VCS
Siemens/Mentor Tessent/Questa

Job description

NanoXplore SAS is seeking a DfT Engineer to own DfT insertion from specification to silicon bring-up in advanced nodes (28nm to 7nm and beyond). You will define strategies with SoC architects and guide the implementation with design teams, ensuring validation before tape-out and support after tape-out.

You will work in a multidisciplinary team with digital design, layout, and engineering, engaging with international customers in aeronautics and defense, and upholding ISO-9001 quality procedures.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DFT (Design For Testability) Engineer (F/M)
DFT (Design For Testability) Engineer (F/M)

NanoXplore SAS • Meylan

On-site
EUR 70,000 - 95,000
Contract: Full Time CDI
Competitive salary + internal benefits
Senior SoC DFT Engineer: AI-Driven Test & Validation
Senior SoC DFT Engineer: AI-Driven Test & Validation

NXP Semiconductors • Grenoble

On-site
EUR 65,000 - 90,000
Senior SOC Design For Test Engineer
Senior SOC Design For Test Engineer

NXP Semiconductors • Grenoble

On-site
EUR 65,000 - 90,000
Ingénieur DFT ASIC — Design for Test & RTL
Ingénieur DFT ASIC — Design for Test & RTL

ELSYS Design SA • Valbonne

On-site
EUR 60,000 - 85,000
RTT 10 jours / an
Repas ou Titre-restaurant
Mutuelle santé famille
+5
Test Engineer
Test Engineer

IC Resources • Nice

On-site
EUR 40,000 - 55,000
Ingénieur Conception ASIC & Flot DFT
Ingénieur Conception ASIC & Flot DFT

Free-Work • Toulouse

On-site
EUR 60,000 - 85,000
Stage Ingenieur DFT & Automatisation SoC (Design Numerique)
Stage Ingenieur DFT & Automatisation SoC (Design Numerique)

NXP Semiconductors • France

Hybrid
EUR 11,000 - 20,000
Ingénieur ASIC – Conception et Flot DFT, Tape-Out Ready
Ingénieur ASIC – Conception et Flot DFT, Tape-Out Ready

Free-Work • Toulouse

On-site
EUR 60,000 - 85,000
SoC FPGA Prototyping & Emulation Engineer
SoC FPGA Prototyping & Emulation Engineer

NanoXplore SAS • Sèvres

On-site
EUR 55,000 - 75,000
Junior DFT Engineer - ASIC/FPGA Test & Validation
Junior DFT Engineer - ASIC/FPGA Test & Validation

IC Resources • Nice

On-site
EUR 40,000 - 55,000