Senior Physical Design Engineer

Capgemini Engineering

Gaià

Híbrido

EUR 70.000 - 90.000

Jornada completa

hace 34 horas
Sé de los primeros/as/es en solicitar esta vacante

Consigue una respuesta de este empleador

Tu currículum y tu carta de presentación, adaptados exactamente a lo que buscan contratar.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Hybrid work
Health and life insurance
Referral bonuses
Training and certifications
Career growth programs

Descripción de la vacante

Capgemini Engineering is seeking a Senior Physical Design Engineer to drive physical design activities from floorplanning through sign-off and tape-out on advanced technology nodes. You will lead CTS, routing, power planning, and timing closure for large ASICs and work with multi-disciplinary teams across design stages.

The ideal candidate has 6+ years of ASIC physical design experience, proficiency with Synopsys/Cadence tools, strong scripting skills, and hands-on experience with ECO generation

Formación

  • Bachelor’s or Master’s degree in Electrical or Computer Engineering.
  • 6+ years of experience in Physical Design or ASIC implementation.
  • Experience with 10nm and below technology nodes.
  • Experience with large designs (500K–1M+ instances).
  • Proficient with Synopsys and/or Cadence PD and timing tools.
  • Strong floorplanning, power planning, placement, CTS, routing, and optimization.
  • Knowledge of synthesis flows and DFT scan insertion and coverage.
  • Strong STA, signal integrity, and timing closure.
  • Experience with ECO generation and sign-off.
  • EM/IR, DRC, LVS, Antenna, and ERC familiarity.
  • Sign-off and tape-out activities.
  • Scripting in Perl, TCL, Python, Makefile.
  • Top-level floorplanning and pin assignment is a plus.
  • Good English communication skills.

Responsabilidades

  • Perform block and full-chip Physical Design using advanced technology nodes.
  • Carry out floorplanning, partitioning, power planning, placement, CTS, routing, and optimization.
  • Lead timing analysis and timing closure; manage signal integrity and noise analysis.
  • Generate and implement functional and timing ECOs.
  • Perform physical verification: Formal Verification, EM/IR, DRC, LVS, Antenna, and ERC analysis and fixes.
  • Work on Low Power design implementation and related methodologies.
  • Develop scripts for clock skew analysis, critical path analysis, I/O interfaces, and constraint budgeting.
  • Support sign-off and tape-out activities.
  • Collaborate with multidisciplinary teams through design implementation and closure.

Conocimientos

Floorplanning
Power planning
Placement
CTS
Routing
Design optimization
Scripting
EM/IR
DFT scan
DRC
LVS
Antenna
ERC
Timing analysis
STA
Sign-off
Tape-out
English communication

Educación

Bachelor's or Master's in Electrical/Computer Engineering

Herramientas

Synopsys tools
Cadence tools

Descripción del empleo

CAPGEMINI ENGINEERINGAt Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.YOUR ROLEAs a Senior Physical Design Engineer , you will be responsible for driving physical design activities across the implementation flow, from floorplanning through sign-off and tape-out, working on complex designs and advanced technology nodes.In this role, you will:Perform block and full-chip Physical Design using advanced technology nodes (10nm and below).Perform floorplanning, partitioning, power planning, placement, Clock Tree Synthesis (CTS), routing, and optimization.Drive timing analysis and timing closure, including signal integrity and noise analysis.Generate and implement functional and timing ECOs.Perform physical verification activities, including Formal Verification, EM/IR, DRC, LVS, Antenna, and ERC analysis and fixes.Work on Low Power design implementation and related methodologies.Develop scripts for clock skew analysis, critical path analysis, I/O interfaces, and constraint partitioning and budgeting.Support sign-off and tape-out activities.Work closely with multidisciplinary engineering teams throughout the design implementation and closure process.YOUR PROFILEBachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.6+ years of experience in Physical Design or related ASIC implementation activities.Experience with advanced technology nodes of 10nm and below.Experience working on complex designs with 500K to 1M+ instances.Strong hands-on experience with Synopsys and/or Cadence Physical Design and timing analysis tools.Solid experience in floorplanning, power planning, placement, CTS, routing, and design optimization.Knowledge of synthesis flows and DFT scan insertion and coverage.Strong knowledge of Static Timing Analysis (STA), signal integrity, and timing closure.Experience with functional and timing ECO generation and implementation.Hands-on experience with EM/IR, DRC, LVS, Antenna, and ERC analysis and fixes.Experience with sign-off and tape-out activities.Proficiency in scripting languages and automation tools such as Perl, TCL, Python, and Makefile.Experience with top-level floorplanning and pin assignment is considered a plus.Good command of English, both written and spoken.Strong problem-solving skills, technical autonomy, and ability to work effectively in multidisciplinary environments.WHAT YOU’LL LOVE ABOUT WORKING HEREJoin a multicultural and inclusive team environment.Enjoy a supportive atmosphere promoting work life balance.Hybrid work.Your career growth is central to our mission. Our array of career growth programs and diverse professionals are crafted to support you in exploring a world of opportunities.Access valuable training and certifications in cutting edge technologies.Engage in exciting national and international projects.Health and life insurance.Referral program with bonuses for talent recommendations.Great office locations.ABOUT CAPGEMINICapgemini is the business transformation partner for enterprises in the age of AI. We help organizations imagine and build an intelligent, sustainable future, combining AI, technology and human ingenuity to transform how they operate, innovate and grow. With unique end-to-end capabilities spanning strategy, technology, engineering and intelligent operations, we bring together deep industry expertise and market-leading capabilities in AI, cloud and data to turn ambition into measurable business outcomes at scale. Supported by a robust ecosystem of partners and nearly 60 years of expertise, Capgemini is a responsible and diverse global organization of over 410,000 team members in more than 50 countries.
Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Senior DFT (Design for Test) Engineer
Senior DFT (Design for Test) Engineer

Capgemini • Gaià

Híbrido
EUR 60.000 - 80.000
Hybrid work
Training and certifications
Health and life insurance
+2
Senior Physical Design Engineer - Hybrid, Growth & Training
Senior Physical Design Engineer - Hybrid, Growth & Training

Capgemini • Gaià

Híbrido
EUR 70.000 - 90.000
Hybrid work
Health and life insurance
Referral bonuses
+2
AI Solutions Engineer
AI Solutions Engineer

Capgemini • Madrid

Presencial
EUR 70.000 - 95.000
Wellbeing HUB
Flexible benefits
Learning platforms
+3
Data Scientist - AWS
Data Scientist - AWS

Capgemini • Gaià

Presencial
EUR 45.000 - 75.000
Hybrid work
Training & certifications
Health and life insurance
+2
Physical Design Engineer - Early in Career
Physical Design Engineer - Early in Career

Cisco Systems, Inc. • Barcelona

Presencial
EUR 42.000 - 65.000
Principal Engineer – SoC Physical Design or Chip-Level Expert
Principal Engineer – SoC Physical Design or Chip-Level Expert

Aion Silicon Ltd • Barcelona

Presencial
EUR 150.000 - 190.000
Senior Methodology Engineer – Physical Design Automation
Senior Methodology Engineer – Physical Design Automation

Aion Silicon Ltd • Barcelona

Presencial
EUR 70.000 - 100.000
Ingeniero/a de Diseño de Hardware Digital y FPGA
Ingeniero/a de Diseño de Hardware Digital y FPGA

Capgemini • Madrid

Híbrido
EUR 42.000 - 65.000
Desarrollo profesional continuo
Seguro médico y vida
Flexibilidad laboral
Managing AI Architect / Principal AI Architect
Managing AI Architect / Principal AI Architect

Capgemini • Barcelona

Híbrido
EUR 90.000 - 130.000
Threat Hunting / Cyber Threat Hunting Analyst L2
Threat Hunting / Cyber Threat Hunting Analyst L2

Jobbydoo • Langreo

Presencial
EUR 35.000 - 50.000
Wellbeing HUB
Flexible Benefits
Learning platforms
+3