Senior LPDDR5X Bring-Up Engineer (Controller/PHY)

Semidynamics

Barcelona

Hybrid

EUR 80,000 - 120,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

4 days in Barcelona office
1 day WFH
1 week work-from-anywhere

Job summary

Semidynamics is seeking a Senior LPDDR5X Controller/PHY First-Silicon Bring-Up Engineer to support reconstruction, implementation and physical qualification of the LPDDR5X initialization and training flow, guiding verification collateral to deterministic first-silicon execution and failure diagnosis.

The role emphasizes post-silicon bring-up of DDR/LPDDR, memory controller initialization, and low-level firmware development in C/C++, with a focus on diagnosing training failures and achieving

Qualifications

  • Demonstrable DDR/LPDDR post-silicon bring-up experience; LPDDR5/LPDDR5X strongly preferred.
  • Strong understanding of memory-controller and PHY initialization, DRAM mode registers, timing configuration and frequency operating points.
  • Hands-on experience with PHY initialization firmware, mailbox/status flows, calibration and training procedures.
  • Experience diagnosing training failures and separating controller, PHY, DRAM, clock, reset and board-level causes.
  • Low-level C/C++ firmware development and direct MMIO/register access.
  • Ability to translate ordered verification sequences into deterministic executable firmware with readback, polling and bounded timeout handling.
  • Understanding of memory read/write sanity testing and transition from training PASS to usable memory configuration.
  • Practical laboratory experience during physical first-silicon memory bring-up.

Responsibilities

  • Review existing DDR verification collateral and identify the authoritative initialization/training sequence.
  • Help convert the sequence into maintainable low-level C/C++ code rather than a blind register replay.
  • Define register access widths, masks, polling conditions and hardware-derived timeouts from authoritative specifications.
  • Integrate PHY firmware loading and controlled training/status flows.
  • Support first-silicon initialization, training, basic read/write and failure isolation.
  • Capture a controlled known-good configuration and reproducible evidence.
  • Support the transition to the first controlled CPU-visible read/write/copy bandwidth measurement

Skills

DDR/LPDDR bring-up
LPDDR5/LPDDR5X
Memory controller init
Firmware C/C++
MMIO/register access
Verif sequences to firmware
Memory read/write testing
Lab bring-up experience

Tools

Cadence DDR/LPDDR Controller
Cadence PHY firmware/training
LPDDR5X frequency switching
CPU bandwidth measurements
Verification trace analysis

Job description

Semidynamics is seeking a Senior LPDDR5X Controller/PHY First-Silicon Bring-Up Engineer to support reconstruction, implementation and physical qualification of the LPDDR5X initialization and training flow, guiding verification collateral to deterministic first-silicon execution and failure diagnosis.

The role emphasizes post-silicon bring-up of DDR/LPDDR, memory controller initialization, and low-level firmware development in C/C++, with a focus on diagnosing training failures and achieving

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior LPDDR5X Controller/PHY First-Silicon Bring-Up Engineer
Senior LPDDR5X Controller/PHY First-Silicon Bring-Up Engineer

Semidynamics • Barcelona

Hybrid
EUR 80,000 - 120,000
4 days in Barcelona office
1 day WFH
1 week work-from-anywhere
DDR Design Engineer
DDR Design Engineer

Semidynamics • Barcelona

Hybrid
EUR 85,000 - 120,000
4 days per week in Barcelona office (城
WFH option
1 week remote worldwide
Senior Memory Design Engineer (DDR/HBM) – Hybrid
Senior Memory Design Engineer (DDR/HBM) – Hybrid

Semidynamics • Barcelona

Hybrid
EUR 85,000 - 120,000
4 days per week in Barcelona office (城
WFH option
1 week remote worldwide
Senior Hardware Bring-Up Engineer - First Silicon
Senior Hardware Bring-Up Engineer - First Silicon

Hireroo Ltd • Barcelona

Hybrid
EUR 70,000 - 90,000
Flexible hours
Hybrid work model (4 days in office)
Relocation assistance
+2
Design Verification Engineer – GLS & Hardware Emulation at Semidynamics
Design Verification Engineer – GLS & Hardware Emulation at Semidynamics

Semidynamics • Barcelona

On-site
EUR 90,000 - 130,000
Barcelona office
WFH one day per week
Work from anywhere week
+1
Senior Verification - LSU (Load/Store Unit) and Data Cache
Senior Verification - LSU (Load/Store Unit) and Data Cache

Semidynamics • Barcelona

Hybrid
EUR 70,000 - 100,000
4 days per week in Barcelona office (1
1 WFH day per week
Work from anywhere for 1 week
+1
Design Verification Engineer – GLS & Hardware Emulation
Design Verification Engineer – GLS & Hardware Emulation

Semidynamics • Barcelona

Hybrid
EUR 48,000 - 64,000
Hybrid work
Barcelona office
Competitive package
+1
Senior Signal Integrity Architect — Hybrid (4/1) Barcelona
Senior Signal Integrity Architect — Hybrid (4/1) Barcelona

Semidynamics • Barcelona

Hybrid
EUR 70,000 - 110,000
Barcelona office 4 days per week
1 day WFH
1 week remote from anywhere
+1
Senior Signal Integrity Engineer
Senior Signal Integrity Engineer

Semidynamics • Barcelona

Hybrid
EUR 70,000 - 110,000
Barcelona office 4 days per week
1 day WFH
1 week remote from anywhere
+1
DDR Design Engineer
DDR Design Engineer

Hireroo Ltd • Barcelona

Hybrid
EUR 90,000 - 130,000
Flexible working hours
Hybrid model
Relocation bonus
+3