Principal Design Engineer

Aion Silicon

Barcelona

Presencial

EUR 70.000 - 100.000

Jornada completa

14 días+

Recibe más respuestas de empleadores

Envía un currículum específico para el puesto de trabajo en cuestión de minutos.

Descripción de la vacante

A leading semiconductor company located in Spain is seeking a Principal Design Engineer to lead front-end design activities for complex projects. This role requires at least 10 years of experience in digital design and strong knowledge of high-performance computing architectures. Responsibilities include managing engineering teams, defining innovative solutions, and representing the company at various events. This position offers opportunities to work on cutting-edge technologies and collaborate with expert teams.

Formación

  • 10+ years of experience in digital design, particularly in complex SoCs.
  • Strong knowledge and application of HPC architectures and CPU design.
  • Ability to solve advanced technical problems independently.

Responsabilidades

  • Lead front-end design activities within customer projects.
  • Manage and support engineering teams to achieve targets.
  • Define innovative designs in collaboration with customers and teams.
  • Represent the company at universities and conferences.

Conocimientos

Leadership
Digital design concepts
High-Performance Compute architecture
Communication skills
Time management

Educación

Degree/Master's or PhD in relevant subject

Herramientas

Jira

Descripción del empleo

Are you an experienced Principal Design Engineer looking for your next challenge?

Aion Silicon is actively building a pipeline of talented engineers for future opportunities, and we’d love to hear from skilled professionals who are passionate about Design.

With design centers across the UK, Spain, Hyderabad, and Morocco, we offer the flexibility to base this role in any of our global locations. If you’re interested in exploring future opportunities with us, please click the link below to apply and register your interest.

Purpose of role

The primary aim of this role is to lead front-end design activities within customer projects. A lead technical planner and contributor on ASIC and IP development projects, working very closely with the programmed management and senior design leads to implement and track digital IP designs and integrate these and 3rd party designs into customer ASICs and SoCs.

The role involves working directly with customers, IP vendors and architects to define innovative tailored solutions that can be translated into high quality, achievable designs.

The candidate will own and technically lead aspects of a design or ASIC/SoC integration and will lead and monitor the interactions between multi-site engineering teams to ensure efficient communication, resolve design and methodology issues and make effective decisions to ensure projects remain on track with respect to schedules, budgets, and quality commitments.

Responsibilities
  • Leading a successful team
  • Gather creative and talented technical staff and form a team for achievement of targets
  • Provide technical and practical support to engineering team members as required. Provide training and documentation on methodologies and best practice.
  • Keep up to date with relevant engineering advances in the field and ensure that Aion Silicon[GM1] is kept at the forefront of the state‑of‑the‑art technologies, methodologies and design processes as used in the industry
  • Work with broader engineering teams and engineering management to define new or improved methodologies and ways of working. Effectively delegate tasks relating to technical design and flow development.
  • Work with programme management team to identify risks and opportunities, estimate engineering effort and update on progress against project plans.
  • Definition of design intent/microarchitecture and new design methodology and clear documentation thereof.
  • Trialling and deployment of industry‑leading EDA tools for design quality assurance, power optimisation, constraints generation and synthesis/timing analysis.
  • Track development activities and administer milestones deliverables.
  • Collate engineering data and provide regular feedback to customers and programme management about plans, risks, issues, progress etc.
  • Ownership of design blocks and technical leadership of all frontend aspects of their development from specification through handover with physical design team. Ongoing technical support through to productization.
  • Represent Aion Silicon at universities, conferences and meetings and present technical papers
Qualifications
  • A degree/masters or PhD in either a relevant or non‑relevant subject
  • Typically, 10+ years’ experience
  • Very Strong knowledge of digital design concepts and application in complex SoCs
  • Experience with High‑Performance Compute (HPC) architectures, including:
    • CPU design and optimisation
  • Serves as a subject matter expert within a technical discipline with latitude for decision making
  • Serves as an independent individual contributor to technical project and lead the technical direction of team members
  • Solves technical problems of advanced complexity and conveys/applies solutions
  • Evaluates issues and defines solutions
  • Applies judgment in interpreting results and conducting quantitative analysis
  • May manage others on the teamProvides technical training
  • Contributes to technical white papers
  • Contributes to sales support as part of a team effort, such as a Statement of Work
  • Listens to customer feedback, recognizes opportunities and provides feedback for technical innovation
  • Use of Issue and Task tracking tools (e.g Jira)
Attributes
  • Excellent leadership, communication and negotiation skills and time management skills
  • Self‑organisation and ability to respond to changing priorities quickly
Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

Principal Physical Design Engineer (Full Chip Expert)
Principal Physical Design Engineer (Full Chip Expert)

Aion Silicon • Barcelona

Híbrido
EUR 157.000 - 228.000
Principal DFT Engineer
Principal DFT Engineer

Aion Silicon • Barcelona

Presencial
EUR 70.000 - 95.000
Lead Full-Chip Physical Design Architect
Lead Full-Chip Physical Design Architect

Aion Silicon • Barcelona

Híbrido
EUR 157.000 - 228.000
Principal Frontend ASIC/SoC Design Lead
Principal Frontend ASIC/SoC Design Lead

Aion Silicon • Barcelona

Presencial
EUR 70.000 - 100.000
Digital Ic Designer
Digital Ic Designer

TMRW • Barcelona

Presencial
EUR 55.000 - 75.000
ASIC Design Engineer
ASIC Design Engineer

GMV • Tres Cantos

Híbrido
EUR 35.000 - 50.000
Flexible start and finish times
National and international mobility
Wellbeing program
Digital Ic Designer
Digital Ic Designer

TMRW • Madrid

Presencial
EUR 90.000 - 130.000
Hardware Design Staff Systems Engineer
Hardware Design Staff Systems Engineer

MaxLinear • Paterna

Presencial
EUR 55.000 - 75.000
Digital IC Designer
Digital IC Designer

The TMRW Foundation • Barcelona

Presencial
EUR 50.000 - 70.000
Director of Field Applications Engineers; EU, UK, APAC
Director of Field Applications Engineers; EU, UK, APAC

Baya Systems • España

Presencial
PHP 9.219.000 - 12.293.000