Mixed-Signal Verification Engineer

Lumai

España

Presencial

EUR 60.000 - 90.000

Jornada completa

14 días+
Generador de candidaturas

No envíes un currículum genérico: crea un currículum y una carta de presentación adaptados a este puesto concreto.

Supera los filtros ATS

Descripción de la vacante

Lumai is seeking a Mixed-Signal Verification Engineer to advance AMS verification for analog/digital IP. You will develop testbenches, define coverage strategies, and verify interfaces between converters, bias/reference, and clocking IP.

You’ll report to the Senior Analog/Mixed-Signal Design Lead and collaborate with both analog and digital teams. Join Lumai to help tape out complex mixed-signal designs using advanced verification methodologies and robust regression infrastructure in a

Formación

  • 4–8 years of mixed-signal or analog verification experience.
  • Hands-on experience with Spectre-AMS or equivalent AMS simulation.
  • Experience defining and executing verification methodology for mixed-signal blocks.
  • Strong scripting skills in Python, Perl, or similar.
  • Ability to work across analog/digital boundary and collaborate with teams.

Responsabilidades

  • Develop and maintain AMS testbenches for mixed-signal blocks using Spectre-AMS.
  • Define and execute verification methodology spanning functional, corner and statistical verification.
  • Build behavioural or real-number models for analog blocks to enable system-level simulation.
  • Own coverage closure for mixed-signal verification and bridge analog/digital verification approaches.
  • Collaborate with analog and digital verification engineers to ensure end-to-end validation.
  • Maintain regression infrastructure and document plans, results, and sign-off criteria.

Conocimientos

Mixed-signal verification
Spectre-AMS
Python scripting
Testbench automation
Cross-team collaboration

Herramientas

Spectre-AMS
AFS/ADiT

Descripción del empleo

THE OPPORTUNITY

Lumai is redefining how the world computes. We are a venture-backed University of Oxford spinout building an AI accelerator for the data centre that uses 3D optical compute, performing the matrix multiplications at the heart of AI inference with light rather than electricity.

That approach unlocks speed and scale beyond what silicon allows, at a fraction of the energy. If you want to work on technology that did not exist five years ago, and to see the direct impact of what you build, this is the place.

ABOUT LUMAI

Founded in 2022 and spun out of the University of Oxford, Lumai uses optical processing to accelerate large language models and other transformer-based AI systems. The team combines expertise in optical computing, machine learning, physics, and silicon. We have raised over $15 million from leading deep-tech investors, have a validated product and real customers, and are scaling fast.

THE ROLE

As Lumai's mixed-signal IP grows in scope and complexity, so does the risk of subtle interactions between analog and digital domains slipping through to silicon. As a Mixed-Signal Verification Engineer, you will build and run the AMS verification methodology that catches those issues before tapeout, bridging the gap between analog simulation and digital verification practice.

You will develop the testbenches and verification plans that give the team confidence in functional correctness, corner robustness, and analog/digital interface behaviour across our converter, bias/reference, and clocking IP.

You will report to the Senior Analog/Mixed-Signal Design Lead and work closely with both analog circuit designers and digital/RTL verification engineers, keeping verification coverage aligned with tapeout risk.

WHAT YOU'LL DO
Verification Methodology
  • Develop and maintain AMS testbenches for mixed-signal blocks using Spectre-AMS or an equivalent AMS simulation environment
  • Define and execute verification methodology spanning functional, corner (PVT), and statistical (Monte Carlo) verification for analog and mixed-signal IP
Modelling and Coverage
  • Build and maintain behavioural/real-number models of analog blocks to enable efficient mixed-signal and system-level simulation
  • Own coverage closure for mixed-signal verification, identifying gaps between analog-only and digital-only verification approaches
Cross-Team Collaboration
  • Collaborate with analog designers to translate circuit-level specifications into verifiable testbench assertions and checks
  • Work with digital/RTL verification engineers to ensure analog/digital interface behaviour (resets, clock domains, calibration handshakes) is verified end-to-end
Infrastructure and Sign-Off
  • Maintain and improve regression infrastructure for mixed-signal verification, including simulation runtime and scripting efficiency
  • Document verification plans, coverage results, and sign-off criteria for tapeout review
WHAT WE'RE LOOKING FOR
Must-Have
  • 4–8 years of mixed-signal or analog verification experience
  • Hands-on experience with Spectre-AMS or an equivalent AMS simulation environment (e.g. AFS, ADiT, or similar)
  • Practical experience defining and executing a verification methodology for mixed-signal blocks, including corner and statistical verification
  • Comfortable building behavioural or real-number models of analog circuits for use in mixed-signal or system-level simulation
  • Strong scripting skills (Python, Perl, or similar) for testbench automation and regression management
  • Ability to work across the analog/digital boundary, communicating effectively with both analog designers and digital verification engineers
Strong Preference For
  • Experience with UVM-based or UVM-MS (mixed-signal) verification methodology
  • Familiarity with data converter or PLL/clocking verification specifically
  • Experience verifying calibration algorithm interfaces between analog and digital domains
  • Exposure to formal or assertion-based verification techniques applied to mixed-signal designs
  • Prior experience at a fabless startup taking mixed-signal IP through to tapeout sign-off
INTERVIEW PROCESS

Our process is four stages: an initial conversation with our HR team to understand what you want from the role and what we want from it, two technical sessions with members of our engineering team, and a final HR session covering scope, terms, and any remaining questions. We move fast on candidates we are excited about — expect roughly three to four weeks end to end.

Lumai is an equal opportunity employer. We make hiring decisions on merit, scope-fit, and the strength of the working relationship we expect to build with each hire. Applications are welcome from candidates of any background. If you are not sure whether you are a fit, send a note anyway.

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

Mixed-Signal IC Designer
Mixed-Signal IC Designer

Lumai • España

Presencial
EUR 60.000 - 90.000
Analog Test & Characterization Engineer
Analog Test & Characterization Engineer

Lumai • España

Presencial
EUR 45.000 - 75.000
Senior Analog Layout Engineer
Senior Analog Layout Engineer

Lumai • España

Presencial
EUR 105.000 - 151.000
Mixed-Signal Verification Engineer — AMS & Tapeout Readiness
Mixed-Signal Verification Engineer — AMS & Tapeout Readiness

Lumai • España

Presencial
EUR 60.000 - 90.000
Analog & Mixed‑Signal Bring-Up Engineer
Analog & Mixed‑Signal Bring-Up Engineer

Lumai • España

Presencial
EUR 45.000 - 75.000
Pioneering Analog/Mixed-Signal IC Design Lead
Pioneering Analog/Mixed-Signal IC Design Lead

Lumai • España

Presencial
EUR 120.000 - 180.000
Mixed-Signal Design & Verification Engineer Lead
Mixed-Signal Design & Verification Engineer Lead

Monolithic Power Systems, Inc. • Barcelona

Presencial
EUR 70.000 - 100.000
Senior Analog Layout Engineer – Optical AI Compute Lead
Senior Analog Layout Engineer – Optical AI Compute Lead

Lumai • España

Presencial
EUR 105.000 - 151.000
FPGA Verification & Validation Engineer
FPGA Verification & Validation Engineer

Aistech Space • Barcelona

Híbrido
EUR 70.000 - 100.000
On-site gym
Paddle tennis courts
Fresh fruit and coffee
+2
Senior Verification Engineer – Drive Quality in Next‑Gen RISC‑V CPUs (UVM/SystemVerilog)
Senior Verification Engineer – Drive Quality in Next‑Gen RISC‑V CPUs (UVM/SystemVerilog)

Akuaro • Barcelona

Presencial
EUR 70.000 - 100.000
Flexible working hours
Competitive compensation
Learning-driven culture
+2