DDR/LPDDR Verification Engineer – Hybrid, Barcelona

Semidynamics

Barcelona

Hybrid

EUR 80,000 - 110,000

Full time

7 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Hybrid work model
Competitive compensation
Work from anywhere (1 week/yr)

Job summary

Semidynamics, a Europe‑based deep‑tech semiconductor startup in Barcelona, seeks a Digital Verification Engineer to drive subsystem and IP‑level verification of high‑speed interface blocks in AI chips. You will join a skilled team, collaborating with RTL, SoC, firmware and other verification groups.

This hands‑on role requires ownership and strong problem solving. The ideal candidate has 5+ years in ASIC/SoC verification, with DDR/LPDDR and PCIe experience, and proficiency in SystemVerilog and

Qualifications

  • BS/MS in Electrical or Computer Engineering or related field.
  • 5+ years in ASIC/SoC design verification with focus on high-speed protocols.
  • Experience with on-chip bus protocols (AXI, AMBA, etc.).
  • Proven experience developing UVM-based testbenches and coverage-driven sign-off flows.
  • Strong understanding of digital design and SoC microarchitectures.

Responsibilities

  • Set up and debug functional verification environments across design blocks and subsystems.
  • Verify and report on DDR/LPDDR and other high-speed interfaces (AMBA).
  • Debug RTL, DV models, and specifications, ensuring functional correctness.
  • Develop and maintain UVM-based testbenches, scripts and flows to automate verification cycles.
  • Triage and root-cause simulation failures, track bugs, and collaborate to closure.
  • Optimize simulation runtime and capacity for large-scale designs.
  • Maintain detailed documentation of methodologies, flows, and known issues.

Skills

UVM-based verification
Verilog/SystemVerilog
ASIC/SoC verification
High-speed protocols (DDR/LPDDR/PCIe)
Bus protocols (AXI/AMBA)
Debugging & troubleshooting
Scripting (Python/Tcl/Perl)
Git / version control

Education

Bachelor’s or Master’s in Electrical or Computer Engineering

Tools

VCS
Xcelium
Questa
Perforce
Git
Linux/Unix

Job description

Semidynamics, a Europe‑based deep‑tech semiconductor startup in Barcelona, seeks a Digital Verification Engineer to drive subsystem and IP‑level verification of high‑speed interface blocks in AI chips. You will join a skilled team, collaborating with RTL, SoC, firmware and other verification groups.

This hands‑on role requires ownership and strong problem solving. The ideal candidate has 5+ years in ASIC/SoC verification, with DDR/LPDDR and PCIe experience, and proficiency in SystemVerilog and

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Digital Verification Engineer - Hybrid AI Chip SoC
Lead Digital Verification Engineer - Hybrid AI Chip SoC

Semidynamics • Barcelona

Hybrid
EUR 110,000 - 140,000
DDR/LPDDR Verification Engineer — Hybrid, Relocation & Visa
DDR/LPDDR Verification Engineer — Hybrid, Relocation & Visa

Hireroo • Barcelona

Hybrid
EUR 65,000 - 90,000
Flexible hours
Hybrid work model
Relocation bonus
+5
Digital Verification Eng. - DDR/LPDDR IF Protocols
Digital Verification Eng. - DDR/LPDDR IF Protocols

Semidynamics • Barcelona

Hybrid
EUR 80,000 - 110,000
Hybrid work model
Competitive compensation
Work from anywhere (1 week/yr)
Lead Digital Verification Eng. - DDR/LPDDR Protocols
Lead Digital Verification Eng. - DDR/LPDDR Protocols

Semidynamics • Barcelona

Hybrid
EUR 110,000 - 140,000
Lead DDR/LPDDR Verification Architect (UVM)
Lead DDR/LPDDR Verification Architect (UVM)

Hireroo • Barcelona

Hybrid
EUR 100,000 - 150,000
Flexible hours
Hybrid work
Relocation bonus
+5
Lead Digital Verification Eng. - DDR/LPDDR Protocols
Lead Digital Verification Eng. - DDR/LPDDR Protocols

Hireroo • Barcelona

Hybrid
EUR 100,000 - 150,000
Flexible hours
Hybrid work
Relocation bonus
+5
Digital Verification Eng. - DDR/LPDDR IF Protocols
Digital Verification Eng. - DDR/LPDDR IF Protocols

Hireroo • Barcelona

Hybrid
EUR 65,000 - 90,000
Flexible hours
Hybrid work model
Relocation bonus
+5
Senior Design Verification Engineer: PCIe/UCIe AMBA, Hybrid
Senior Design Verification Engineer: PCIe/UCIe AMBA, Hybrid

Hireroo • Barcelona

Hybrid
EUR 110,000 - 150,000
Flexible working hours
Hybrid model
Relocation bonus
+6
Staff Design Verification Engineer – High‑Speed Interface Protocols
Staff Design Verification Engineer – High‑Speed Interface Protocols

Semidynamics • Barcelona

Hybrid
EUR 90,000 - 120,000
Hybrid work model in Barcelona
Work from anywhere for 1 week
Competitive compensation and benefits
+1
Design Verification Engineer – GLS & Hardware Emulation
Design Verification Engineer – GLS & Hardware Emulation

Hireroo Ltd • Barcelona

Hybrid
EUR 65,000 - 95,000
Flexible working hours
Hybrid model
1 week per year working from anywhere
+11