Staff Design Verification Engineer – High‑Speed Interface Protocols

Semidynamics

Barcelona

Hybrid

EUR 90,000 - 120,000

Full time

7 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Hybrid work model in Barcelona
Work from anywhere for 1 week
Competitive compensation and benefits
Collaborative, technically driven team

Job summary

Semidynamics in Barcelona is seeking a senior ASIC/SoC design verification engineer with 7+ years of experience. You will build UVM‑based testbenches and verify high‑speed interfaces such as PCIe/UCIe, while serving as protocol expert across AMBA families.

Hybrid work model: 4 days in the Barcelona office, 1 day WFH, plus 1 week of work from anywhere. Strong Verilog/SystemVerilog and debugging skills are required.

Qualifications

  • 7+ years in ASIC/SoC design verification with focus on high‑speed protocols.
  • Deep expertise in on‑chip bus protocols (AXI, CXS, AHB, CHI).
  • Proven experience developing UVM‑based testbenches and driving coverage‑driven sign‑off flows.
  • Strong debugging, independent problem solving, and documentation skills.

Responsibilities

  • Build and debug functional verification environments at IP and subsystem levels.
  • Serve as protocol expert for AMBA and high‑speed interfaces (PCIe, UCIe, SerDes).
  • Debug RTL, DV models, and specifications to ensure correctness.
  • Develop and maintain UVM‑based testbenches and automation scripts.
  • Triage failures, track bugs, and drive closure with cross‑functional teams.
  • Optimize simulation runtime, capacity, and compile turnaround for large designs.
  • Maintain documentation of methodologies, flows, and known issues.

Skills

ASIC/SoC verification
PCIe/UCIe/SerDes protocols
AXI/CXS/AHB/CHI bus protocols
UVM testbenches
Verilog/SystemVerilog
Simulation tools (VCS/Xcelium/Questa)
Debugging & problem solving
Scripting for automation (Python/Tcl/等
Documentation
Git/Perforce
LSF/Grid Engine
Perl/Python/TCL scripting
AI-assisted tooling in verification

Education

Bachelor’s or Master’s degree in Electrical or Computer Engineering

Tools

VCS
Xcelium
Questa

Job description

Key Responsibilities
  • Build and debug functional verification environments at IP and subsystem levels.

  • Serve as the protocol expert, providing clarity on expected behaviors of AMBA and high‑speed interfaces (PCIe, UCIe, SerDes, etc.).

  • Debug mismatches between RTL, DV models, and specifications, ensuring functional correctness and compliance.

  • Develop and maintain UVM‑based testbenches, scripts, and flows to automate verification compile/run cycles.

  • Triage and root‑cause simulation failures, track bugs, and drive closure with cross‑functional teams.

  • Optimize simulation runtime, capacity, and compile turnaround for large‑scale designs.

  • Maintain detailed documentation of methodologies, flows, and known issues.

Requirements
  • Bachelor’s or Master’s degree in Electrical or Computer Engineering (or related field).

  • 7+ years of experience in ASIC/SoC design verification, with recent focus on high‑speed protocols (PCIe, UCIe, SerDes).

  • Deep expertise in on‑chip bus protocols (AXI, CXS, AHB, CHI, etc.).

  • Proven experience developing UVM‑based testbenches and driving coverage‑driven sign‑off flows.

  • Strong understanding of digital design fundamentals and SoC microarchitectures.

  • Proficiency in Verilog/SystemVerilog and simulation tools (VCS, Xcelium, Questa).

  • Exceptional debugging and problem‑solving skills, with the ability to work independently on complex challenges.

Preferred Qualifications
  • Experience using AI‑assisted tools for design verification and regression analysis.

  • Familiarity with version control systems (Git, Perforce) and job scheduling frameworks (LSF, Grid Engine).

  • Strong scripting skills in Perl, Python, or TCL for automation and debug workflows.

  • Excellent communication and documentation skills.

Why Semidynamics
  • Join one of Europe’s most promising deep‑tech semiconductor startups, building AI chips from silicon to systems.

  • Accelerated career growth and technical ownership.

  • Hybrid work model: 4 days in the Barcelona office (city center), 1 day WFH, plus 1 week of “work from anywhere.”

  • Competitive compensation and benefits.

  • A collaborative, technically driven environment that values clarity, ownership, and innovation.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Digital Verification Eng. - DDR/LPDDR Protocols
Lead Digital Verification Eng. - DDR/LPDDR Protocols

Semidynamics • Barcelona

Hybrid
EUR 110,000 - 140,000
Digital Verification Eng. - DDR/LPDDR IF Protocols
Digital Verification Eng. - DDR/LPDDR IF Protocols

Semidynamics • Barcelona

Hybrid
EUR 80,000 - 110,000
Hybrid work model
Competitive compensation
Work from anywhere (1 week/yr)
Design Verification Engineer – GLS & Hardware Emulation
Design Verification Engineer – GLS & Hardware Emulation

Semidynamics • Barcelona

Hybrid
EUR 48,000 - 64,000
Hybrid work
Barcelona office
Competitive package
+1
Staff Design Verification Engineer - High Speed Interface Protocols
Staff Design Verification Engineer - High Speed Interface Protocols

Hireroo • Barcelona

Hybrid
EUR 110,000 - 150,000
Flexible working hours
Hybrid model
Relocation bonus
+6
Lead Design Verification Engineer, High Speed Interface Protocols
Lead Design Verification Engineer, High Speed Interface Protocols

Hireroo Ltd • Barcelona

Hybrid
EUR 90,000 - 140,000
Flexible working hours
Hybrid model: 4 days in office, 1 day?
Relocation bonus
+6
Lead Design Verification Engineer
Lead Design Verification Engineer

Beagle • Barcelona

On-site
EUR 140,000 - 190,000
SoC Top RTL Integration Engineer
SoC Top RTL Integration Engineer

Semidynamics • Barcelona

Hybrid
EUR 90,000 - 130,000
4 days per week in Barcelona office
1 day work from home
Competitive package
Lead Digital Verification Eng. - DDR/LPDDR Protocols
Lead Digital Verification Eng. - DDR/LPDDR Protocols

Hireroo • Barcelona

Hybrid
EUR 100,000 - 150,000
Flexible hours
Hybrid work
Relocation bonus
+5
Digital Verification Eng. - DDR/LPDDR IF Protocols
Digital Verification Eng. - DDR/LPDDR IF Protocols

Hireroo • Barcelona

Hybrid
EUR 65,000 - 90,000
Flexible hours
Hybrid work model
Relocation bonus
+5
Design Verification Engineer, GLS & Hardware Emulation
Design Verification Engineer, GLS & Hardware Emulation

Hireroo Ltd • Barcelona

Hybrid
EUR 65,000 - 95,000
Flexible working hours
Hybrid model
1 week per year working from anywhere
+11