PMU Analog Mixed-Signal Design Verification Engineer - Early Career (m/fd)

Lex

München

Sur place

EUR 90 000 - 130 000

Plein temps

Il y a 6 jours
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

Apple in Munich is seeking an AMS Verification Engineer to join the PMU verification efforts for next-generation ICs. You will work with design teams to craft verification plans, develop testbenches, and verify analog/mixed-signal components for tape-out.

The role emphasizes top-level verification, IP interactions, and rigorous quality of deliverables. Strong knowledge of Verilog, SystemVerilog, Verilog-AMS, and simulators is required, along with excellent communication in English.

Qualifications

  • Experience in AMS verification and top-level verification.
  • Strong collaboration with cross-functional teams across international sites.
  • Proven focus on quality and timely delivery of verification results.

Responsabilités

  • Develop verification environment, stimuli, checkers, assertions and coverage.
  • Verify pre-silicon subsystems and top-level environments for analog/mixed-signal macros.
  • Sign-off mixed-signal designs in preparation for tape-out.
  • Communicate status and results clearly to multiple disciplines.

Connaissances

AMS Verification
Analog/Mixed-signal verification
Verilog/SystemVerilog
Verilog-AMS
Collaboration

Formation

Bachelor's/Master's/PhD in EE or related

Outils

Verilog
SystemVerilog
Verilog-AMS
Simulators
Waveform viewers

Description du poste

Summary

At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? As a member of our PMU team at our Munich office, you will have the great opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers every day! We are looking for an AMS Verification Engineer who will enable us to verify our next generation of PMUs, in close collaboration with the design teams. You will become part of a hands-on development team that cultivates perfection, creativity and innovation. The responsibilities include contributing to the top level verification of our PMUs. A number of IP specific features as well as interaction between IPs will also be part of the expected verification scope.


Description


  • In this role, you will take care of ensuring high quality silicon for IC chips and IPs. The workflow starts with careful review of specifications followed by crafting of a verification plan. Then the verification is executed according to plan to support tape-out.

  • Analyse and model analog behavior (Verilog-AMS modeling).

  • Verify pre-silicon sub-/systems in the top level environment, with main respect to Analog/Mixed Signal macros: regressions, failure debug and tape-out.

  • Ensure specification compliance and correct functionality of attributes defined in the verification plan.

  • Develop verification environment, including stimuli, checkers, assertions, and coverage.

  • Have a collaborative approach to communicate status and results to multiple disciplines.

  • Sign-off mixed signal designs in preparation for tape-out.


Minimum Qualifications


  • Bachelors, Masters or PhD in EE or related field, or equivalent work experience.

  • Excellent communication and interpersonal skills, combined with the ability to collaborate with diverse teams and take on diverse challenges with international teams.

  • Outstanding sense and drive for quality of deliverables.

  • Ability to work well on a team, take ownership and motivate self and others.

  • Verification mindset

  • Fluent English skills.


Preferred Qualifications


  • Knowledge of mixed signal verification.

  • Knowledge in hardware descriptive languages: Verilog, System-Verilog, and/or Verilog-AMS code.

  • Familiar with verification methodologies and tools: simulators, waveform viewers.

  • Basic knowledge of power management and related auxiliary circuitry: switching converters, linear converters, reference circuitry, clock generators.

  • A background that includes scripting or programming languages is a plus (TCL / Python).


At Apple, we\'re not all the same. And that\'s our greatest strength. We draw on the differences in who we are, what we\'ve experienced, and how we think. Because to create products that serve everyone, we believe in including everyone. Therefore, we are committed to treating all applicants fairly and equally. We will work with applicants to make any reasonable accommodations.


At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.


Learn about accessibility in Apple’s workplace


Role Number: 200689460-1731

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

PMU Analog Mixed-Signal Design Verification Engineer - Experienced (m/fd)
PMU Analog Mixed-Signal Design Verification Engineer - Experienced (m/fd)

Lex • München

Sur place
EUR 90 000 - 130 000
PMU Analog Mixed-Signal Design Verification Engineer - Early Career (m/fd)
PMU Analog Mixed-Signal Design Verification Engineer - Early Career (m/fd)

Apple Inc. • München

Sur place
EUR 65 000 - 95 000
PMU Analog Mixed-Signal Design Verification Engineer - Experienced (m/fd)
PMU Analog Mixed-Signal Design Verification Engineer - Experienced (m/fd)

Apple Inc. • München

Sur place
EUR 90 000 - 120 000
PMU Design Verification Intern (m/f/d)
PMU Design Verification Intern (m/f/d)

Apple Inc. • München

Sur place
EUR 13 000 - 20 000
Experienced AMS Design Verification Engineer (m/f/d)
Experienced AMS Design Verification Engineer (m/f/d)

Apple Inc. • München

Sur place
EUR 90 000 - 120 000
PMU Silicon Validation Intern (m/f/d)
PMU Silicon Validation Intern (m/f/d)

Apple • München

Sur place
EUR 16 000 - 22 000
PMU Design Verification Intern (m/f/d)
PMU Design Verification Intern (m/f/d)

Apple • München

Sur place
EUR 10 000 - 17 000
PMU Silicon Validation Intern (m/f/d)
PMU Silicon Validation Intern (m/f/d)

Apple Inc. • München

Sur place
EUR 13 000 - 20 000
PMU Digital Design Verification Intern (m/f/d)
PMU Digital Design Verification Intern (m/f/d)

Apple • Nabern

Sur place
EUR 11 000 - 17 000
SoC Physical Design Verification Engineer (M, F, D)
SoC Physical Design Verification Engineer (M, F, D)

Apple Inc. • München

Hybride
EUR 90 000 - 130 000