Senior FPGA based SoC Prototyping Engineer

u-blox

Thalwil

Hybrid

CHF 100.000 - 180.000

Vollzeit

vor 32 Stunden
Sei unter den ersten Bewerbenden
Bewerbungsgenerator

Eine komplette Bewerbung in einer Minute — maßgeschneiderter Lebenslauf und Anschreiben, versandbereit.

Schaffe es an den ATS-Filtern vorbei

Zusammenfassung

u-blox is seeking an experienced FPGA based SoC Prototyping engineer to bridge design and firmware, enabling faster time-to-market for GNSS/SOC products.

You will own FPGA prototyping strategy, port RTL to FPGA-friendly flow, and collaborate across multi-site teams in Thalwil, Leuven, and Athens. The role demands hands-on hardware/software troubleshooting and a track record of successful SoC cycles on AMD Ultrascale+ and Altera platforms.

Qualifikationen

  • Hands on experience of multiple full SoC project cycles with FPGA prototypes.
  • Experience with FPGA prototype flow on AMD Ultrascale+ and Altera platforms.
  • Ability to troubleshoot hardware-software interfaces across design and firmware.
  • Strong problem-solving mindset with proactive, detail-oriented work style.
  • Solid background in ASIC design concepts (architecture, clocks, verification).

Aufgaben

  • Take ownership of the FPGA based SoC prototyping strategy, implementation and prototypes validation, including hardware setup.
  • Port RTL into FPGA-friendly, synthesizable RTL and verify using simulation and lab environments.
  • Coordinate alignment between design and firmware teams to deliver early functional prototypes.
  • Improve internal FPGA prototyping flows and methods for verification and back-end.
  • Provide hardware/firmware system bring-up, troubleshooting and user support.

Jobbeschreibung

Are you ready to challenge your expertise in the field of FPGA based SoC prototyping and enable shorter time to market product deliveries playing a key role between design and firmware teams?

U-Blox SoC Verification team is expanding its mission and looking for a talented and experienced FPGA based SoC Prototyping engineer. Our members are passionate experts who thrive for solving concrete challenging problems paving the way to deliver to U-Blox customers the best products on time. In addition to that, you will experience true opportunities of self-initiative and empowerment of individuals willing to take an active role in our flat verification organization. If you are looking for true challenges and growth, the team is looking forward to hearing from you.

You are an ASIC/SoC digital design and or verification engineer, with prior achievements in FPGA based ASIC/SoC prototyping missions and are interested in scaling up your impact and responsibilities, then we would like to talk to you.

We encourage you to apply if this role excites you – even if you think you may not meet all the requirements. We are always looking for curious, outstanding individuals and great potential.

This is full-time hybrid working role available in Thalwil (Switzerland), Leuven (Belgium) and Athens (Greece). We are an equal opportunity employer and do not accept unsolicited applications from staffing agencies.

Your mission:
  • Take ownership of the FPGA based SoC prototyping strategy, implementation and prototypes validation. This covers also the hardware setup.
  • Port ASIC RTL into FPGA friendly and synthesizable RTL, mapping (Floorplan, constraints) and verify it using Simulation and in Lab environment.
  • Achieve alignments between the design and the firmware teams to deliver on-time as required functional prototypes versions which enable us to achieve early firmware development.
  • Continuous improvement of the internal FPGA prototyping flows and methodology (verification and back-end).
  • Hardware / Firmware System bring-up, troubleshooting and support the prototype users.
Your Skills and Experience:
  • Hands on experience of multiple successful full SoC project cycles where you have achieved FPGA prototypes of Low Power SoC’s on AMD and Altera and the associated support and trouble shooting. AMD Ultrascale+ is a must.
  • Firm expertise in AMD and Altera FPGA backend flow.
  • Experience in troubleshooting systems which combine hardware platforms, design, and firmware.
  • A problem-solving mind set and experience: curious, proactive, detail-oriented, doer and motivated by shared success.
  • Solid experience in ASIC design knowledge (architecture, clock tree, verification, modeling).
What you will live:
  • Contribute and evolve within a flat team of experts where knowledge sharing and collaboration while allowing space for individual initiatives to drive our success who has already achieved multiple successful products to the market.
  • Contribute to cutting edge GNSS SoC’s products addressing every aspect that matters to our customers (time to market, performance, quality, cost).
  • Join a multi-cultural multi-site environment that values both technical excellence and team spirit.

Learn more about u-blox and its mission by watching this video!

We see diversity as a strength and promote a culture of inclusion among our employees. Our varied backgrounds, ideas and experiences are critical to our success. We strive to become a strong learning organization and are committed to provide our employees with equal opportunities regardless of differences such as gender, race, ethnicity, generations, belief.

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.
oder ziehe deine Datei hierhin.
Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Senior FPGA based SoC Prototyping Engineer
Senior FPGA based SoC Prototyping Engineer

u-blox AG • Thalwil

Hybrid
CHF 120.000 - 180.000
Senior FPGA-Driven SoC Prototyping Architect
Senior FPGA-Driven SoC Prototyping Architect

u-blox AG • Thalwil

Hybrid
CHF 120.000 - 180.000
Senior Hardware Design Engineer
Senior Hardware Design Engineer

u-blox • Thalwil

Vor Ort
CHF 120.000 - 170.000
Multicultural environment
Career discussions
Performance bonus
+2
Senior Hardware Design Engineer
Senior Hardware Design Engineer

u-blox AG • Thalwil

Hybrid
CHF 120.000 - 180.000
Hybrid working model
Performance bonus
Sport activities
+2
Senior Signal Processing Engineer
Senior Signal Processing Engineer

u-blox AG • Thalwil

Hybrid
CHF 120.000 - 170.000
Work from home several days a week
Above-average social benefits
Flexible working arrangement
System Integration And Test Engineer
System Integration And Test Engineer

u-blox • Thalwil

Vor Ort
CHF 120.000 - 160.000
Multinational team
Project-based work
Innovation mindset
+4
Senior RTL Design Engineer – Zurich
Senior RTL Design Engineer – Zurich

Sequans Communications Limited • Zürich

Vor Ort
CHF 100.000 - 135.000
FPGA Engineer - 12 months contract - Lausanne
FPGA Engineer - 12 months contract - Lausanne

Michael Page International (Switzerland) SA • Lausanne

Vor Ort
CHF 120.000 - 150.000
ASIC Verification Engineer_Team Lead
ASIC Verification Engineer_Team Lead

Swediumglobal • Le Chalet-à-Marin

Hybrid
CHF 110.000 - 148.000
Senior Hardware Electronics Engineer (M/F)
Senior Hardware Electronics Engineer (M/F)

Enova • Lausanne

Hybrid
CHF 140.000 - 190.000
Hybrid work options