ASIC Verification Engineer_Team Lead

Swediumglobal

Le Chalet-à-Marin

On-site

CHF 110,710 - 147,614

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

A leading system engineering and solutions company is looking for an experienced ASIC Verification Team Lead. The role involves leading and managing ASIC verification teams across multiple locations, defining verification strategies, and ensuring high-quality silicon delivery. The ideal candidate will have over 15 years of experience in ASIC/SoC verification, strong expertise in SystemVerilog and UVM methodology, and excellent communication skills. Ability to mentor engineers and drive projects independently is crucial for success in this role.

Qualifications

  • 15+ years of experience in ASIC/SoC Verification.
  • Strong expertise in SystemVerilog and UVM methodology.
  • Proven experience in building verification environments from scratch.

Responsibilities

  • Lead and manage ASIC Design Verification teams across multiple geographical locations.
  • Define and drive verification strategy for complex SoC/ASIC projects.
  • Mentor and technically guide engineers to enhance team capability.

Skills

ASIC/SoC Verification
SystemVerilog
UVM methodology
testbench architecture
communication
stakeholder management
people management

Tools

Cadence
Synopsys
Mentor Graphics

Job description

Swedium Global is the growing System Engineering and Solution Company, offers services like Semiconductor Engineering R&D Services, Embedded Systems Development, Custom Application Software Development, Web and Cloud Application Development, Testing Services, Consultancy and Outsourcing services to our clients across the globe for an onsite and offshore business model. Swedium Global is having presence in Sweden, Finland, Poland, Czech Republic and in India.

Location: Remote from EU/UK

We are looking for an experienced ASIC Verification Team Lead with deep expertise in UVM-based verification to lead and manage distributed teams across geographies. The ideal candidate will play a critical role in driving end-to-end verification strategy, mentoring engineers, and ensuring high-quality silicon delivery.

Key Responsibilities
  • Lead and manage ASIC Design Verification teams across multiple geographical locations
  • Define and drive verification strategy, planning, and execution for complex SoC/ASIC projects
  • Architect and develop UVM-based verification environments from scratch
  • Guide the team in writing robust test plans, test cases, and coverage models
  • Ensure high-quality verification through functional, code, and assertion coverage closure
  • Collaborate closely with Design, Architecture, and System teams
  • Mentor and technically guide engineers to enhance team capability and productivity
  • Drive debug, root cause analysis, and issue resolution
  • Ensure adherence to timelines, quality standards, and project milestones
  • Interface with stakeholders and provide regular status updates and risk assessments
Required Skills & Qualifications
  • 15+ years of experience in ASIC/SoC Verification
  • Strong expertise in SystemVerilog and UVM methodology
  • Proven experience in building verification environments from scratch
  • Hands-on experience in testbench architecture, test case development, and coverage-driven verification
  • Solid understanding of verification methodologies, assertions, and debugging techniques
  • Experience with EDA tools such as Cadence, Synopsys, or Mentor Graphics
  • Strong experience in leading and managing global/distributed teams
  • Excellent communication, stakeholder management, and leadership skills
  • Ability to drive projects independently and handle multiple priorities
Preferred Qualifications
  • Experience in complex SoC/IP verification
  • Exposure to formal verification or emulation platforms
  • Prior experience working with European customers or global teams
  • Understanding of low-power verification and protocols (AXI, PCIe, etc.)
Soft Skills
  • Strong people management and mentoring skills
  • Excellent communication and presentation abilities
  • High ownership, accountability, and problem-solving mindset
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Remote ASIC Verification Team Lead (UVM Expert)
Remote ASIC Verification Team Lead (UVM Expert)

Swediumglobal • Le Chalet-à-Marin

Hybrid
CHF 110,710 - 147,614
Senior FPGA Design Engineer
Senior FPGA Design Engineer

Swediumglobal • Zürich

On-site
CHF 77,924 - 100,843
IC Test Engineer
IC Test Engineer

IC Resources • Biel

On-site
CHF 90,000 - 115,000
Semiconductor IC Test Engineer
Semiconductor IC Test Engineer

IC Resources • Verwaltungsregion Seeland

On-site
CHF 90,000 - 130,000
Software Verification Engineer
Software Verification Engineer

NVIDIA • Zürich

On-site
CHF 110,000 - 140,000
Senior Analog ASIC Design Engineer – Power & Verification
Senior Analog ASIC Design Engineer – Power & Verification

570 Cisco Systems (Switzerland) GmbH • Thalwil

On-site
CHF 120,000 - 180,000
Senior Engineer – Backend (Physical Design & Timing)
Senior Engineer – Backend (Physical Design & Timing)

Synthara AG • Zürich

On-site
CHF 100,000 - 130,000
Senior Analog Designer
Senior Analog Designer

Beagle • Biel

On-site
CHF 120,000 - 160,000
Software Verification Engineer
Software Verification Engineer

NVIDIA Corporation • Zürich

Hybrid
CHF 90,000 - 130,000
Software Verification Engineer
Software Verification Engineer

NVIDIA Corporation • Switzerland

Remote
EUR 55,000 - 85,000
Top locations