Senior Analog & Mixed-Signal ASIC Architect

Technify Talent

Bern

On-site

CHF 120,000 - 180,000

Full time

15 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Technify Talent in Switzerland seeks a Senior Analog & Mixed-Signal IC Design Engineer to lead ASIC architecture and development for customer-specific solutions across analog, mixed-signal and low-power technologies.

You will contribute across the full design lifecycle, from circuit design and simulation through to verification and silicon validation, collaborating with multidisciplinary engineering teams on advanced semiconductor technologies.

Qualifications

  • MSc or PhD in Electronics Engineering, Microelectronics or related discipline.
  • Technical lead level experience in analog and/or mixed-signal IC design.
  • Strong CMOS analog design expertise, low-power and low-voltage techniques.
  • Hands-on experience with analog IP such as amplifiers, ADCs/DACs, references and regulators.
  • Experience with ASIC architecture, circuit simulation, verification and silicon validation.
  • Proficiency with Cadence Virtuoso, Spectre and Siemens EDA.
  • Strong communication skills and ability to collaborate across teams and with customers.
  • Exposure to automotive/medical/battery-powered applications advantageous.

Responsibilities

  • Define analog and mixed-signal ASIC architectures from customer requirements.
  • Design and optimise low-power CMOS analog circuits and IP blocks.
  • Conduct feasibility, power-budget assessments and design trade-offs.
  • Perform schematic design, simulation, verification and post-layout validation.
  • Collaborate with digital, verification, layout and product teams throughout the lifecycle.
  • Support silicon bring-up, characterisation and customer design reviews as a technical contact.

Skills

Analog & mixed-signal design
Low-power CMOS design
Circuit simulation

Education

MSc/PhD in Electronics/Microelectronics

Tools

Cadence Virtuoso
Spectre
Siemens EDA

Job description

Technify Talent in Switzerland seeks a Senior Analog & Mixed-Signal IC Design Engineer to lead ASIC architecture and development for customer-specific solutions across analog, mixed-signal and low-power technologies.

You will contribute across the full design lifecycle, from circuit design and simulation through to verification and silicon validation, collaborating with multidisciplinary engineering teams on advanced semiconductor technologies.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Analog & Mixed-Signal IC Design Engineer
Senior Analog & Mixed-Signal IC Design Engineer

Technify Talent • Bern

On-site
CHF 120,000 - 180,000
Senior Analog IC Designer — Low-Power Mixed-Signal ASICs
Senior Analog IC Designer — Low-Power Mixed-Signal ASICs

Beagle • Verwaltungsregion Seeland

On-site
CHF 120,000 - 180,000
Lead Analog/Mixed-Signal ASIC Architect
Lead Analog/Mixed-Signal ASIC Architect

Cisco Systems, Inc • Thalwil

Remote
CHF 120,000 - 180,000
Senior Analog Designer
Senior Analog Designer

Beagle • Biel

On-site
CHF 120,000 - 160,000
Senior Analog Designer
Senior Analog Designer

Beagle • Verwaltungsregion Seeland

On-site
CHF 120,000 - 180,000
Senior Analog/Mixed-Signal IC Design Lead
Senior Analog/Mixed-Signal IC Design Lead

ETH Zurich • Zürich

Hybrid
CHF 110,000 - 165,000
Senior SoC Architect – Low-Power, Secure ASIC
Senior SoC Architect – Low-Power, Secure ASIC

microTECH Global LTD • Neuenburg

Remote
CHF 180,000 - 250,000
Lead Analog ASIC Design Engineer
Lead Analog ASIC Design Engineer

Cisco Systems, Inc. • Thalwil

On-site
CHF 140,000 - 190,000
Senior Analog ASIC Design Engineer – Power & Verification
Senior Analog ASIC Design Engineer – Power & Verification

570 Cisco Systems (Switzerland) GmbH • Thalwil

On-site
CHF 120,000 - 180,000
Senior Analog IC Design Engineer - Automotive & Industrial IP
Senior Analog IC Design Engineer - Automotive & Industrial IP

onsemi • Marin-Epagnier

On-site
CHF 120,000 - 150,000
25 vacation days per year
Competitive benefits
International projects
Top locations