Senior Analog ASIC Design Engineer – Power & Verification

570 Cisco Systems (Switzerland) GmbH

Thalwil

Vor Ort

CHF 120.000 - 180.000

Vollzeit

Vor 5 Tagen
Sei unter den ersten Bewerbenden
Bewerbungsgenerator

Mach aus dieser Rolle ein Vorstellungsgespräch — ein Lebenslauf und ein Anschreiben, die darauf ausgerichtet sind, was dieser Arbeitgeber sucht.

Schaffe es an den ATS-Filtern vorbei

Zusammenfassung

Cisco Systems (Switzerland) GmbH in Zürich is seeking a seasoned ASIC design engineer to shape high-performance analog circuits and support ASIC integration across Cisco platforms. You will own physical design and lead verification efforts while driving signal and power integrity for complex ASICs.

We value deep analog design expertise, strong verification skills, and the ability to document specifications clearly. Join a collaborative team to push the state of the art in Cisco's next‑gen chips.

Qualifikationen

  • Bachelor’s in Electrical/Computer Engineering or related field with 5+ years of ASIC design; or Master’s 3+ years; or PhD with relevant experience.
  • Strong background in analog and mixed-signal circuit design, layout, and verification.
  • Experience with analog design and verification tools, physical design, signal/power integrity, and debugging complex code.
  • Ability to document functional and user specifications effectively.
  • Advanced knowledge of ASIC design tools, methodologies, and industry best practices.
  • Expertise in power, performance, and area optimization for ASICs.
  • Familiarity with ASIC tapeout processes and block-level issue resolution.
  • Ability to drive development milestones and lead design reviews effectively.

Aufgaben

  • Collaborate on the definition and design of high-performance analog circuits.
  • Own physical design of analog circuits.
  • Lead design verification activities and write comprehensive simulation plans and test benches.
  • Drive signal and power integrity for ASIC integration and guide design changes.
  • Analyze and validate ASIC subsystems and debug complex code.

Kenntnisse

Analog and mixed-signal design
Layout and verification
ASIC design verification
Physical design
Signal integrity
Power integrity
Documentation of specs

Ausbildung

Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field with 5+ years, or Master’s 3+ years, or PhD

Tools

ASIC design tools

Jobbeschreibung

Cisco Systems (Switzerland) GmbH in Zürich is seeking a seasoned ASIC design engineer to shape high-performance analog circuits and support ASIC integration across Cisco platforms. You will own physical design and lead verification efforts while driving signal and power integrity for complex ASICs.

We value deep analog design expertise, strong verification skills, and the ability to document specifications clearly. Join a collaborative team to push the state of the art in Cisco's next‑gen chips.

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.
oder ziehe deine Datei hierhin.
Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Senior Analog ASIC Engineer: Power, Verification & Design
Senior Analog ASIC Engineer: Power, Verification & Design

Cisco • Thalwil

Vor Ort
CHF 120.000 - 180.000
Lead Analog ASIC Design Engineer
Lead Analog ASIC Design Engineer

Cisco Systems, Inc. • Thalwil

Vor Ort
CHF 140.000 - 190.000
Lead ASIC Engineer: High-Performance Subsystems
Lead ASIC Engineer: High-Performance Subsystems

Cisco • Thalwil

Vor Ort
CHF 140.000 - 210.000
ASIC Engineer
ASIC Engineer

Cisco • Thalwil

Vor Ort
CHF 120.000 - 180.000
ASIC Engineering Technical Leader
ASIC Engineering Technical Leader

Cisco • Thalwil

Vor Ort
CHF 140.000 - 210.000
ASIC Engineer
ASIC Engineer

570 Cisco Systems (Switzerland) GmbH • Thalwil

Vor Ort
CHF 120.000 - 180.000
Senior Analog ASIC Engineer — Mixed-Signal & Verification
Senior Analog ASIC Engineer — Mixed-Signal & Verification

Belimo • Zürich

Vor Ort
CHF 120.000 - 180.000
Senior Analog Designer – Advanced R&D, High-Speed Circuits
Senior Analog Designer – Advanced R&D, High-Speed Circuits

Kandou Bus SA • Saint-Sulpice

Vor Ort
CHF 100.000 - 130.000
Senior Physical Design Engineer — Timing & Power Architect
Senior Physical Design Engineer — Timing & Power Architect

IC Resources • Zürich

Vor Ort
CHF 120.000 - 180.000
Senior RF/Analog IC Designer for AI Data Centers
Senior RF/Analog IC Designer for AI Data Centers

IC Resources • Zürich

Vor Ort
CHF 150.000 - 190.000