Advanced PD Engineer - High-Speed IC Layout & Timing

Kandou AI

Saint-Sulpice

On-site

CHF 120,000 - 170,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Kandou is seeking an Advanced R&D - Physical Design Engineer in Lausanne, Switzerland. You will translate designs into physical layouts for FinFET nodes, driving synthesis, floorplanning, CTS, and routing to meet strict PPA targets.

Applicants should have 5+ years in physical design, strong FinFET knowledge, and hands-on tape-out experience with low-power techniques. A collaborative, results-driven mindset is essential for success in this role.

Qualifications

  • 5+ years of hands-on physical design experience focusing on synthesis, SDC constraints, CTS, and place and route.
  • Deep CMOS/FinFET physics, crosstalk, and high-frequency clock network design.
  • Proven experience taking blocks from netlist through physical implementation.
  • Experience with low-power techniques (UPF, power gating) and tape-out for FinFET nodes.

Responsibilities

  • Own block synthesis, floorplanning, placement optimization, CTS, and routing.
  • Develop and refine SDC constraints to ensure design intent matches physical realization.
  • Collaborate with the digital design team to resolve logic or architectural bottlenecks affecting P&R convergence.
  • Generate progress reports, document implementation flows, and prepare sign-off packages for tape-out.

Skills

Synthesis
SDC constraints
CTS
Place and route
MCMM timing
Clock network
Python scripting
Tcl scripting
Tape-out experience
Bug fixing

Education

Masters or Ph.D. in E.E. or Communications

Tools

Cadence Genus/Innovus/Tempus
Synopsys Design Compiler/ICC2/Primetime
Calibre

Job description

Kandou is seeking an Advanced R&D - Physical Design Engineer in Lausanne, Switzerland. You will translate designs into physical layouts for FinFET nodes, driving synthesis, floorplanning, CTS, and routing to meet strict PPA targets.

Applicants should have 5+ years in physical design, strong FinFET knowledge, and hands-on tape-out experience with low-power techniques. A collaborative, results-driven mindset is essential for success in this role.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Physical Design Engineer for High-Speed FinFET Tapeout
Senior Physical Design Engineer for High-Speed FinFET Tapeout

Kandou Bus SA • Saint-Sulpice

On-site
CHF 120,000 - 180,000
Advanced R&D - Physical Design Engineer
Advanced R&D - Physical Design Engineer

Kandou AI • Saint-Sulpice

On-site
CHF 120,000 - 170,000
Senior IC Layout Engineer – FinFET
Senior IC Layout Engineer – FinFET

IC Resources • Lausanne

Hybrid
CHF 120,000 - 190,000
Competitive salary
Pension
Private medical cover
+2
Senior ASIC Layout Lead - Ultra-Low-Power Mixed-Signal
Senior ASIC Layout Lead - Ultra-Low-Power Mixed-Signal

TalentCloud Group • Lausanne

Hybrid
CHF 120,000 - 180,000
Physical Design Engineer
Physical Design Engineer

Kandou Bus SA • Saint-Sulpice

On-site
CHF 120,000 - 180,000
Senior Analog IC Layout Engineer – Hybrid (FinFET)
Senior Analog IC Layout Engineer – Hybrid (FinFET)

IC Resources • Lausanne

Hybrid
CHF 120,000 - 190,000
Competitive salary
Pension
Private medical cover
+2
Senior ASIC Physical Layout Engineer
Senior ASIC Physical Layout Engineer

TalentCloud Group • Lausanne

Hybrid
CHF 120,000 - 180,000
Senior IC Layout Engineer (F/M/D) 100%
Senior IC Layout Engineer (F/M/D) 100%

CSEM • Neuenburg

On-site
CHF 100,000 - 130,000
Senior Digital Design Engineer – High-Speed AI Hardware
Senior Digital Design Engineer – High-Speed AI Hardware

Kandou Bus SA • Saint-Sulpice

On-site
CHF 110,000 - 160,000
Senior IC Layout Engineer — Lead Top-Level Tape-Out
Senior IC Layout Engineer — Lead Top-Level Tape-Out

CSEM • Neuenburg

On-site
CHF 100,000 - 130,000
Top locations