SOC Design Engineer

Qualcomm

Markham

On-site

CAD 130,000 - 180,000

Full time

2 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Qualcomm Canada ULC is seeking an ASIC Engineer to define, model, design and optimize IP for high performance, low power products. You will work across RTL, verification, and PD teams to ensure convergence and deliver robust IP blocks for next generation SoCs.

The role requires strong RTL coding in Verilog/VHDL/SV, experience with UPF and power-domain crossing, and a track record in low-power design and cross-domain timing challenges. Join a global leader in semiconductor innovation.

Qualifications

  • Bachelor’s degree with 4+ years ASIC design experience.
  • Master’s degree with 3+ years ASIC design experience.
  • PhD with 2+ years ASIC design experience.
  • Experience with VLSI development cycle and multiple tools.
  • Ability to collaborate with verification, synthesis and PD teams.

Responsibilities

  • Digital design and development (RTL) with multi-site leads across US and India.
  • Develop micro architecture and implement with Verilog/SV, delivering complex SoC subsystems.
  • Design and implement defined tasks independently.
  • Coordinate with Systems, Verification, SoC, SW, PD & DFT teams.
  • Analyze reports/waivers or run tools like Spyglass, 0-in, DC-Compiler, PrimeTime.

Skills

RTL design
Verilog
VHDL
SV
Power domain crossing
UPF
AXI bus
Synthesis
I2C
SPI

Education

Bachelor's degree in Science/Engineering
Master's degree in Science/Engineering
PhD in Science/Engineering

Tools

Cadence LEC
Spyglass
DC-Compiler
PrimeTime

Job description

Company: Qualcomm Canada ULC
Job Area: Engineering Group, Engineering Group > ASICS Engineering
General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR
  • Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR
  • PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

Candidate will be responsible for design/developing next generation power control systems. Candidate will be working on ASIC based on the latest technology nodes. This role will require the candidate to understand and work on all aspects of VLSI development cycle like architecture, micro architecture, RTL design along with interactions with verification, Synthesis & PD teams for design convergence.

Responsibilities
  • Digital design and development (RTL) working in close collaboration with Multi-site leads across US and India
  • Developing the micro architecture and implementing the design using Verilog/SV. Integrate and deliver complex subsystem to SoC
  • Design and implement defined tasks independently.
  • Work in close coordination with Systems, Verification, SoC team , SW team, PD & DFT teams to get the goals completed.
  • Analyze reports/waivers or run various tools : Spyglass, 0-in, DC-Compiler, Prime time, synthesis, simulation etc.
Skills/Experience Sr Engineer / Staff Engineer
  • 5 to 8 years of strong experience in digital front end design for ASICs
  • Expertise in RTL coding in Verilog/VHDL/SV of complex designs with multiple clock domains and multiple power domains
  • Familiar with UPF and power domain crossing
  • Familiarity with various bus protocols like AHB, AXI, SPMI, I2C, SPI
  • Experience in low power design methodology and clock domain crossing designs
  • Experience in Spyglass Lint/CDC checks and waiver creation
  • Experience in formal verification with Cadence LEC
  • Understanding of full RTL to GDS flow to interact with DFT and PD teams
  • Expertise in Perl, TCL language
  • Expertise in post-Si debug is a plus

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits:
  • $129,600.00 - $179,600.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SOC Design Engineer
SOC Design Engineer

Qualcomm • Toronto

On-site
CAD 181,000 - 251,000
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering

Qualcomm • Toronto

Hybrid
CAD 130,000 - 180,000
Digital Design Verification Engineer, Staff
Digital Design Verification Engineer, Staff

Qualcomm • Toronto

On-site
CAD 130,000 - 180,000
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago

Qualcomm • Toronto

Hybrid
CAD 105,000 - 155,000
ASICS Design Verification Engineer
ASICS Design Verification Engineer

Qualcomm • Vancouver

On-site
CAD 105,000 - 155,000
Validation Engineer, Senior
Validation Engineer, Senior

Qualcomm • Toronto

On-site
CAD 146,000 - 217,000
Annual discretionary bonus
Opportunity for RSU grants
Comprehensive benefits package
Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)
Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm • Markham

On-site
CAD 124,000 - 175,000
Engineer
Engineer

Qualcomm • Markham

On-site
CAD 90,000 - 135,000
Engineer
Engineer

Nutanix • Markham

On-site
CAD 90,000 - 135,000
RTL Design Engineer, Sr Staff
RTL Design Engineer, Sr Staff

Qualcomm • Toronto

On-site
CAD 100,000 - 130,000
Competitive compensation
Career growth opportunities
High-impact, fast-paced environment