SOC Design Engineer

QUALCOMM, Inc.

Vancouver

Sur place

CAD 130 000 - 180 000

Plein temps

Il y a 7 jours
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

Qualcomm Canada ULC in Vancouver area is seeking an ASIC Engineer to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP for high-performance, low-power products.

You will work with cross-functional teams across the US and India, developing RTL in Verilog/SystemVerilog, integrating complex subsystems, and ensuring design convergence through the full VLSI flow.

Qualifications

  • Bachelor's degree in Science or Engineering or related field with 4+ years ASIC design/verification experience.
  • Master's degree and 3+ years, or PhD and 2+ years experience in ASIC development.

Responsabilités

  • Digital design and development (RTL) for ASICs, collaborating with multi-site leads.
  • Develop micro architecture and implement designs using Verilog/SystemVerilog.
  • Integrate subsystems into SoC and deliver defined tasks independently.
  • Coordinate with Systems, Verification, SoC, SW, PD & DFT teams to meet goals.
  • Analyze reports/waivers and utilize tools like Spyglass, 0-in, DC-Compiler, PrimeTime.

Connaissances

RTL design
Verilog
SystemVerilog
VHDL
Low power design
Clock domain crossing

Formation

Bachelor's degree in Science/Engineering
Master's degree in Science/Engineering
PhD in Science/Engineering

Outils

Spyglass
DC-Compiler
PrimeTime
Cadence LEC
Perl
TCL

Description du poste

Company:Qualcomm Canada ULCJob Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.Minimum Qualifications:• Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.ORMaster's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.ORPhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.Candidate will be responsible for design/developing next generation power control systems. Candidate will be working on ASIC based on the latest technology nodes. This role will require the candidate to understand and work on all aspects of VLSI development cycle like architecture, micro architecture, RTL design along with interactions with verification, Synthesis & PD teams for design convergence.ResponsibilitiesDigital design and development (RTL) working in close collaboration with Multi-site leads across US and IndiaDeveloping the micro architecture and implementing the design using Verilog/SV. Integrate and deliver complex subsystem to SoCDesign and implement defined tasks independently.Work in close coordination with Systems, Verification, SoC team , SW team, PD & DFT teams to get the goals completed.Analyze reports/waivers or run various tools : Spyglass, 0-in, DC-Compiler, Prime time, synthesis, simulation etc.Skills/Experience Sr Engineer / Staff Engineer5 to 8 years of strong experience in digital front end design for ASICsExpertise in RTL coding in Verilog/VHDL/SV of complex designs with multiple clock domains and multiple power domainsFamiliar with UPF and power domain crossingFamiliarity with various bus protocols like AHB, AXI, SPMI, I2C, SPIExperience in low power design methodology and clock domain crossing designsExperience in Spyglass Lint/CDC checks and waiver creationExperience in formal verification with Cadence LECUnderstanding of full RTL to GDS flow to interact with DFT and PD teamsExpertise in Perl, TCL languageExpertise in post-Si debug is a plusApplicants : Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.Pay range and Other Compensation & Benefits:$129,600.00 - $179,600.00The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer.If you would like more information about this role, please contact Qualcomm Careers .
Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

SOC Design Engineer
SOC Design Engineer

Qualcomm • Markham

Sur place
CAD 130 000 - 180 000
SOC Design Engineer Markham, Ontario, Canada + 2 more ASICS Engineering
SOC Design Engineer Markham, Ontario, Canada + 2 more ASICS Engineering

QUALCOMM, Inc. • Markham

Sur place
CAD 130 000 - 180 000
RSU grants
Annual bonus
SOC Design Engineer
SOC Design Engineer

Qualcomm • Toronto

Sur place
CAD 181 000 - 251 000
SOC Design Engineer
SOC Design Engineer

Qualcomm • Vancouver

Sur place
CAD 181 000 - 251 000
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago

Qualcomm • Toronto

Hybride
CAD 105 000 - 155 000
Validation Engineer, Senior
Validation Engineer, Senior

Qualcomm • Toronto

Sur place
CAD 146 631 - 216 522
Annual discretionary bonus
Opportunity for RSU grants
Comprehensive benefits package
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering

Qualcomm • Toronto

Sur place
CAD 130 000 - 180 000
ASICS Design Verification Engineer (Vancouver, Markham OR Remote)
ASICS Design Verification Engineer (Vancouver, Markham OR Remote)

QUALCOMM, Inc. • Vancouver

À distance
CAD 154 000 - 225 000
Digital Design Verification Engineer, Staff
Digital Design Verification Engineer, Staff

Qualcomm • Toronto

Sur place
CAD 130 000 - 180 000
ASICS Design Verification Engineer (Vancouver OR Markham)
ASICS Design Verification Engineer (Vancouver OR Markham)

Qualcomm • Markham

Sur place
CAD 108 000 - 158 000
Annual bonus
RSU grants
Comprehensive benefits