Verification Engineer (Engineer–Senior Level)

QUALCOMM, Inc.

Toronto

Sur place

CAD 108 000 - 158 000

Plein temps

Il y a 2 jours
Soyez parmi les premiers à postuler

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Résumé du poste

Qualcomm Canada ULC in Toronto seeks an ASIC Engineer to define, model, design, verify, and document IP for high-performance products. You will collaborate with cross-functional teams to determine the verification path and ensure robust silicon delivery.

You will review designs, develop testbenches, integrate analog models, and lead verification closure while improving automation and scalability. Replacement position in a dynamic R&D group.

Qualifications

  • Bachelor's degree in Science or Engineering with 2+ years ASIC design/verification experience.
  • Master's degree in Science or Engineering with 1+ year ASIC experience.
  • PhD in Science, Engineering, or related field.

Responsabilités

  • Review digital design specifications and devise verification plans for design functionality.
  • Develop testbenches and test cases using SystemVerilog and UVM.
  • Debug and bring up simulations by identifying root causes.
  • Integrate analog behavioral models into verification environments to validate digital and analog mixed signal designs.
  • Collaborate with Design, Systems, Firmware, and Analog teams to resolve issues and achieve verification closure.
  • Take an active role in post-silicon chip bringup to ensure a smooth transition to working silicon.
  • Contribute to automation improvements and scalable verification methodologies.

Connaissances

SystemVerilog
UVM
Python
Perl
C/C++
GNU Make
Constrained CR verification
Ethernet basics
PCIe basics

Formation

Bachelor's degree in Science/Engineering
Master's degree in Science/Engineering
PhD in Science/Engineering

Outils

SystemVerilog
UVM
Python
Perl
C/C++
GNU Make

Description du poste

Company:

Qualcomm Canada ULC

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path. Replacement Position

Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field.
About Our Team

The HSI Digital Design Verification team specializes in high speed SerDes technology, which serves as a fundamental building block for advanced connectivity solutions. Our work enables reliable, high bandwidth communication between compute, memory, storage, and networking components, forming an essential part of the fabric that connects modern AI data centers.

We take pride in supporting one another and delivering results. This is an opportunity to work on meaningful projects, develop advanced technical skills, take on significant responsibilities, and contribute to technology that shapes the future.

What You’ll Do
  • Review digital design specifications and devise verification plans for design functionality
  • Understand design implementation and develop testbenches and test cases using SystemVerilog and UVM
  • Debug and bring up simulations by identifying root causes
  • Integrate analog behavioral models into verification environments to validate digital and analog mixed signal designs and their interactions
  • Collaborate with Design, Systems, Firmware, and Analog teams to resolve issues and achieve verification closure
  • Facilitate bit-matching between RTL designs and MATLAB system models.
  • Integrate third-party VIPs for compliance testing of standard protocols such as Ethernet and PCIe
  • Take an active role in post-silicon chip bringup to help ensure a smooth transition to working silicon
  • Contribute to continuous improvement by developing forward looking automation and solutions. Enhance verification methodologies, processes, and infrastructure to improve scalability, productivity, and maintainability
  • Take opportunities to lead, plan, and coordinate tasks with team members
What You’ll Need
  • Proficiency in SystemVerilog and UVM, including developing and maintaining verification environments and testbenches
  • Experience applying constrained random verification methodologies to achieve thorough functional coverage
  • Experience verifying SerDes PHYs, DSPs, or analog mixed signal designs is preferred but not required
  • Knowledge in Ethernet and PCIe standards is desirable
  • Exposure to formal verification, gate level simulation, and power aware UPF verification techniques
  • Tools/Languages - SystemVerilog, UVM, Python, Perl, C/C++, GNU Make
About You
  • Possess strong written and verbal communication skills and convey complex technical ideas clearly
  • Detail oriented and able to plan, prioritize, and manage multiple tasks effectively
  • Demonstrate a self motivated approach to problem solving and debugging issues
  • Comfortable taking ownership of projects and driving them to completion
  • Learn quickly and adapt well to evolving technologies and new challenges
  • Enjoy collaborating with peers and contributing to a team oriented work environment
Applicants

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits

$108,000.00 - $158,000.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Verification Engineer, Senior
Verification Engineer, Senior

QUALCOMM, Inc. • Toronto

Sur place
CAD 108 000 - 158 000
Annual discretionary bonus
RSU grants
Comprehensive benefits package
Digital Design Verification Engineer, Staff
Digital Design Verification Engineer, Staff

Qualcomm • Toronto

Sur place
CAD 130 000 - 180 000
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering

Qualcomm • Toronto

Sur place
CAD 130 000 - 180 000
Validation Engineer, Senior
Validation Engineer, Senior

Qualcomm • Toronto

Sur place
CAD 146 631 - 216 522
Annual discretionary bonus
Opportunity for RSU grants
Comprehensive benefits package
ASICS Design Verification Engineer (Vancouver, Markham OR Remote)
ASICS Design Verification Engineer (Vancouver, Markham OR Remote)

QUALCOMM, Inc. • Vancouver

À distance
CAD 154 000 - 225 000
Staff Verification Engineer, Compute Subsystems
Staff Verification Engineer, Compute Subsystems

QUALCOMM, Inc. • Markham

Sur place
CAD 130 000 - 180 000
ASICS Design Verification Engineer (Multiple Levels) - Vancouver OR Markham
ASICS Design Verification Engineer (Multiple Levels) - Vancouver OR Markham

QUALCOMM, Inc. • Vancouver, Markham

Sur place
CAD 108 000 - 158 000
SOC Design Engineer
SOC Design Engineer

Qualcomm • Markham

Sur place
CAD 130 000 - 180 000
Staff Verification Engineer, Compute Subsystems
Staff Verification Engineer, Compute Subsystems

Qualcomm • Markham

Sur place
CAD 130 000 - 180 000
RSU grants
Annual discretionary bonus
Benefits package
SOC Design Engineer
SOC Design Engineer

Qualcomm Incorporated • Markham

Sur place
CAD 130 000 - 180 000