Senior Technical Staff Engineer - Analog Design

FHLB Des Moines

Ottawa

On-site

CAD 153,000 - 203,000

Full time

6 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Health benefits from day one
Retirement savings plan
Restricted stock units (RSU)
IESPP program

Job summary

Microchip Technology Inc. in Ontario seeks a Senior Technical Staff Engineer – Analog Design to lead architecture and hands-on development of advanced analog/mixed‑signal IP for timing solutions. You will guide design teams, drive top‑level design direction, and mentor engineers across multiple sites.

The role requires a PhD/MS in EE, 10+ years in analog design, Cadence tooling fluency, and scripting skills. Competitive compensation and strong benefits are offered.

Qualifications

  • Master's degree or Doctorate in Electrical Engineering.
  • 10+ years of analog and mixed-signal IC design experience.
  • Strong fundamentals in device physics and circuit theory.

Responsibilities

  • Define architecture and design methodologies for high‑performance analog IP.
  • Provide senior technical guidance and mentor junior designers.
  • Lead transistor‑level design and advanced simulations across corners.

Skills

Analog/mixed-signal IC design
Technical leadership
Scripting (Python, Perl, Tcl)

Education

Master's degree or Doctorate in Electrical Engineering

Tools

Cadence IC design tools
Verilog-A

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc. People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence. Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you. Visit our careers page to see what exciting opportunities and company perks await!

Job Description: Position Overview

Microchip’s Timing and Communication Group (TCG) is seeking a Senior Technical Staff Engineer – Analog Design to provide technical leadership and architectural direction across the development of advanced analog and mixed‑signal IP for next‑generation timing solutions. This role is designed for a highly experienced industry analog designer with deep technical expertise, strong system‑level thinking, and a proven ability to guide design teams through complex mixed‑signal challenges. The position combines hands‑on technical contribution with technical leadership and mentoring responsibilities.

Key Technical & Leadership Responsibilities
Architectural Ownership
  • Define architecture, specifications, and design methodologies for high-performance analog IP, including PLLs, DLLs, ADCs, DACs, filters, high‑speed I/O interfaces, and related circuits used in TCG products
  • Drive top‑level mixed‑signal system architecture to ensure robust integration of analog IP within complex SoC environments
  • Influence long‑term analog IP direction and contribute to product roadmap discussions
Technical Leadership
  • Provide senior‑level technical guidance to analog design teams through design reviews, modeling strategy, simulation methodology, and silicon bring‑up
  • Serve as a technical resource and mentor for junior and mid‑level designers, supporting sound design decisions and skill development
  • Influence design trade‑offs, verification approaches, and modeling strategies across multiple projects
Hands‑On Technical Contribution
  • Lead transistor‑level design and advanced simulations across process corners and operating conditions
  • Develop and review behavioral and Verilog‑A models to support efficient mixed‑signal SoC simulation
  • Guide silicon validation, characterization, test planning, and system‑level laboratory evaluation
Cross‑Functional Collaboration
  • Partner closely with architects, digital and mixed‑signal designers, layout teams, product engineers, and multi‑site engineering groups
  • Support first‑pass silicon success through disciplined design execution and cross‑team coordination
Requirements/Qualifications
Required Qualifications
  • Master's degree or Doctorate in Electrical Engineering or a closely related field
  • 10+ years of industry experience in analog and mixed‑signal IC design
  • Proven experience designing high‑speed and analog circuits such as PLLs/DLLs, ADCs/DACs, filters, and high‑speed I/O
  • Strong fundamentals in device physics, circuit theory, and layout‑aware design
  • Extensive experience with Cadence IC design tools and flows
  • Hands‑on experience with scripting and automation (e.g., Skill, Python, Perl, Tcl)
  • Strong communication skills and experience working effectively in multi‑site engineering teams
Additional Experience That Adds Value
  • Advanced academic study or research in analog or mixed‑signal design that strengthens system‑level insight or modeling approaches
  • Experience applying research concepts to practical, production‑ready silicon
  • Expertise in mixed‑signal system‑level design and architecture
  • Strong proficiency in Verilog‑A for analog behavioral modeling
  • Experience with silicon bring‑up, debug, and characterization in lab environments
  • Exposure to MEMS analog interface circuits
Why Microchip

Microchip provides a technically rigorous, stable environment where senior engineers can apply deep expertise, influence long‑term product direction, and mentor the next generation of designers. The company values disciplined engineering, collaboration, and delivering reliable products that customers depend on for the long term.

Travel Time: 0% - 25% Pay Range: We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading IESPP program with a 6‑month look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position is 153,000 - 203,000.* *Range is dependent on numerous factors including job location, skills and experience.

Ontario Accommodation

Your accessibility is important to us. If you would like to contact us about our website or need help completing the application process, please email us at CanadaHR@Microchip.com. In accordance with applicable laws (including human rights and accessibility legislation in Ontario), accommodation will be provided in all parts of the hiring process. Let us know what type of accommodations you require to help remove barriers so that you can participate throughout the interview process. This contact information is for accommodation requests only and cannot be used to inquire about the status of applications.

Microchip Recruitment Privacy Notice Recruitment Scam Alert

Microchip will never: Request banking or payment information during the application or interview process. Ask candidates to register or pay for a training class as part of the application or interview process. Ask candidates to receive or ship packages or goods as part of the recruitment process. Use email address not ending with "@microchip.com". Use instant messaging to communicate. Be wary of generic emails or vague job details. If something feels suspicious, stop communicating immediately. To report potential scams, contact us at HR.Compliance@microchip.com.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Technical Staff Engineer - Analog Design
Senior Technical Staff Engineer - Analog Design

Microchip Technology Inc. • Ottawa

On-site
CAD 209,000 - 279,000
Health benefits from day one
Retirement savings plans
Quarterly bonus
+2
Technical Staff Engineer - Signal Integrity
Technical Staff Engineer - Signal Integrity

FHLB Des Moines • Ottawa

On-site
CAD 133,000 - 183,000
Health benefits from day one
Retirement savings plans
Industry-leading IESPP program
Technical Staff Engineer - Signal Integrity
Technical Staff Engineer - Signal Integrity

Microchip Technology Inc. • Ottawa

On-site
CAD 133,000 - 183,000
Health benefits from day one
Retirement savings plans
IESPP program with 6-month look back
Principal Enginer – Firmware
Principal Enginer – Firmware

FHLB Des Moines • Ottawa

Hybrid
CAD 107,000 - 157,000
Restricted stock units
Quarterly bonus payments
Health benefits from day one
+2
Principal RTL Design Engineer
Principal RTL Design Engineer

Microchip Technology Inc. • Burnaby

On-site
CAD 120,000 - 262,000
Health benefits starting day one
Retirement savings plans
Employee stock program
Manager - Product Marketing
Manager - Product Marketing

FHLB Des Moines • Toronto

On-site
CAD 133,000 - 183,000
Health benefits from day one
Retirement savings plan
IESPP program
Principal DSP Firmware Engineer
Principal DSP Firmware Engineer

Microchip Technology Inc. • Ottawa

On-site
CAD 149,000 - 219,000
Health benefits from day one
Restricted stock units (RSUs)
Quarterly bonus payments
+2
Senior SoC Design Engineer
Senior SoC Design Engineer

FHLB Des Moines • Burnaby

Hybrid
CAD 120,000 - 260,000
Health benefits beginning day one
Retirement savings plans
IESPP program with 6-month look-back
Senior Firmware Engineer
Senior Firmware Engineer

FHLB Des Moines • Ottawa

On-site
CAD 125,000 - 196,000
Health benefits from day one
Retirement savings plans
Quarterly bonus payments
Senior Engineer II - Physical Design
Senior Engineer II - Physical Design

FHLB Des Moines • Burnaby

On-site
CAD 120,000 - 260,000
Health benefits from day one
Retirement savings plan
IESPP program with 6-month look back