Senior Engineer II - Physical Design

FHLB Des Moines

Burnaby

On-site

CAD 120,000 - 260,000

Full time

6 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Health benefits from day one
Retirement savings plan
IESPP program with 6-month look back

Job summary

Microchip Technology Inc. in Burnaby, BC is seeking a Senior Physical Design Engineer to join our Implementation team. You will execute chip development flows including place & route, physical design verification, and static timing for high‑performance SOCs/ASICs.

You will work with CAD, Packaging, Mixed Signal, Operations and Design groups to ensure timely tape‑out. A 4‑year Electrical or Electronics Engineering degree and 7.5+ years ASIC experience are required, with strong Verilog/VHDL and

Qualifications

  • Electrical or Electronics Engineering degree required (min 4-year).
  • 7.5+ years of ASIC development experience in fast-paced environments.
  • Experience in design, synthesis, static timing, and place & route for high-performance designs.
  • Advanced knowledge of semi-custom design and implementation tools.
  • Hands-on experience with floorplanning, placement optimization, clock tree synthesis, and physical verification.
  • Experience with full-chip Physical Design activities.
  • Ability to understand Verilog and VHDL.
  • Excellent communication skills and ability to work autonomously.

Responsibilities

  • Execute chip development methodologies including place and route for blocks.
  • Perform physical design verification and static timing analysis for high-performance devices.
  • Develop digital wrappers for analog cells and manage synthesis.
  • Collaborate with CAD, Packaging, Mixed Signal, Operations, and Design teams to complete chips.

Skills

ASIC design
Verilog
VHDL
Python scripting
Perl scripting
TCL scripting
Floorplanning
Place & Route
STA
Physical design
Synthesis
Debugging
Autonomy
Communication skills

Education

Bachelor's degree in Electrical or Electronics Engineering

Tools

Semi-custom design tools

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc. People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence. Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you. Visit our careers page to see what exciting opportunities and company perks await!

Job Description

Microchip is currently looking for a Senior Physical Design Engineer to join our Implementation team in our Burnaby BC office. As a key member of Microchip's Implementation team, the successful candidate will execute chip development methodologies which include block level place and route, physical design verification, macro level test structures, digital wrapper development for analog cells, synthesis, static timing for high-performance devices. The successful candidate will also work closely with our customers to support them through Microchip's Chip development flow, and work with other groups across disciplines (CAD, Packaging, Mixed Signal, Operations, and Design) to ensure the Chip is successfully completed. Our team uses state-of-the-art tools and flows to build large and complex SOCs/ASICs.

Requirements / Qualifications
  • This position requires at least 4-year degree in Electrical or Electronics Engineering with 7.5+ years of ASIC development experience in a fast paced environment.
  • Design, Synthesis, Static Timing and Place & Route experience in high performance design (high speed / low power) is a must.
  • Advanced knowledge of semi-custom design & implementation tools
  • Hands-on experience in all aspects of physical design flows such as floorplanning, placement optimization, clock tree synthesis and physical verification
  • Recent experience with leading full chip Physical Design activities
  • Implement chip level, subsystem, CPU, and mixed signal blocks.
  • Excellent analytical and debugging skills and the ability to proactively solve issues.
  • Ability to guide others based on changing priorities
  • Proven ability to thrive on, learn and adapt to new methodologies and technologies
  • Must be able to work autonomously, but ensure to inform management of current status.
  • Be able to understand Verilog and VHDL languages
  • Excellent oral and written communications skills.
  • Experience with 6nm process or lower a plus
  • Proficiency in Python/PERL/TCL scripting is essential
  • Self-motivated team player that can collaborate with multiple teams across a geographically diverse company to achieve desired design goals is crucial
Travel Time

0% - 25%

Pay Range

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading IESPP program with a 6-month look back feature.

Find more information about all our benefits at the link below:

Benefits of working at Microchip The annual base salary range for this position is $86,000-$186000.*

*Range is dependent on numerous factors including job location, skills and experience.

At Microchip, employees are our greatest strength. As one of the top performing semiconductor companies in the world, we are led by a set of guiding values and a mission to empower innovation to enhance the human experience. We work tirelessly to create a company culture that highlights how important every employee is to our mission.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Engineer II - Physical Design
Senior Engineer II - Physical Design

Microchip Technology Inc. • Burnaby

On-site
CAD 86,000 - 186,000
Health benefits from day one
Retirement savings plans
IESPP program with 6-month look back
Senior SoC Design Engineer
Senior SoC Design Engineer

FHLB Des Moines • Burnaby

Hybrid
CAD 120,000 - 260,000
Health benefits beginning day one
Retirement savings plans
IESPP program with 6-month look-back
Senior SoC Design Engineer
Senior SoC Design Engineer

Microchip Technology Inc. • Burnaby

On-site
CAD 86,000 - 186,000
Health benefits from day one
Retirement savings plan
IESPP program
Technical Staff Engineer - Signal Integrity
Technical Staff Engineer - Signal Integrity

FHLB Des Moines • Ottawa

On-site
CAD 133,000 - 183,000
Health benefits from day one
Retirement savings plans
Industry-leading IESPP program
Engineer II- Product
Engineer II- Product

FHLB Des Moines • Burnaby

Hybrid
CAD 76,000 - 114,000
Health benefits from day one
Retirement savings plans
IESPP program with 6-month look back
Principal RTL Design Engineer
Principal RTL Design Engineer

Microchip Technology Inc. • Burnaby

On-site
CAD 120,000 - 262,000
Health benefits starting day one
Retirement savings plans
Employee stock program
ASIC Development Engineer
ASIC Development Engineer

FHLB Des Moines • Burnaby

Hybrid
CAD 106,000 - 159,000
Health benefits from day one
Retirement savings plan
Quarterly bonus payments
+1
Technical Staff Engineer - Design
Technical Staff Engineer - Design

FHLB Des Moines • Burnaby

On-site
CAD 149,000 - 314,000
Health benefits that begin day one
Retirement savings plans
Restricted stock units
+1
Technical Staff Engineer-Applications
Technical Staff Engineer-Applications

FHLB Des Moines • Burnaby

On-site
CAD 119,000 - 257,000
Health benefits from day one
Retirement savings plan
IESPP program
Senior Technical Staff Engineer - Analog Design
Senior Technical Staff Engineer - Analog Design

FHLB Des Moines • Ottawa

On-site
CAD 153,000 - 203,000
Health benefits from day one
Retirement savings plan
Restricted stock units (RSU)
+1