Senior SoC Design Engineer

FHLB Des Moines

Burnaby

Hybrid

CAD 120,000 - 260,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Health benefits beginning day one
Retirement savings plans
IESPP program with 6-month look-back

Job summary

Microchip Technology Inc. in Burnaby, BC, Canada, is seeking an experienced RTL Design engineer to join the Data Center Solutions division.

The role focuses on designing complex digital ICs using Verilog and SystemVerilog, and involves collaboration with multiple sites to drive robust ASIC flows and validation. The ideal candidate has 3–5 years of RTL design experience, strong English communication, and familiarity with design tools and verification methods.

Qualifications

  • Bachelor's or Master's degree in Electrical/Computer Engineering or equivalent.
  • 3–5 years RTL Design experience using System Verilog/Verilog.
  • Experience with ASIC design flows: simulation, synthesis, timing, layout, revision control.

Responsibilities

  • Design complex digital ICs at block/subsystem levels (100K–50M+ gates) in Verilog/SystemVerilog.
  • Define feature sets and document design/implementation details.
  • Support emulation, ASIC lab validation and debugging.
  • Coordinate with multiple locations to resolve issues and justify trade-offs.
  • Review protocol standards and interface requirements.
  • Collaborate with architects and verification teams.

Skills

RTL Design
System Verilog
Verilog
Analytical skills
English communication

Education

Bachelor's or Master's in Electrical/Computer Engineering

Tools

Synopsys Design Compiler
Cadence Incisive
Waveform viewers
Python
Perl
Tcl / Shell scripting

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc. People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence. Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Job Description

Division: Microchip Data Center Solutions Business Unit

Location: Burnaby, BC, Canada

Are you looking for a unique opportunity to be a part of something great? Want to join a 20,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc. People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence. Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation.

Responsibilities
  • Design of complex digital integrated circuits at the block, subsystem or device level (100K to 50M+ gates), which are coded in Verilog, System Verilog
  • Define subsystem/block feature sets, describe design and implementation details into engineering documents and registers documents
  • Support emulation, ASIC lab validation including lab debug and providing logic modifications and workarounds
  • Communicate regularly with the design and verification team in multiple locations to resolve issues, communicate status and solve technical problems
  • Communicate with architects to justify design implementation decisions and associated trade-offs
  • Read and understand applicable storage and computer interface protocol standards
Requirements/Qualifications
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering or equivalent
  • 3 to 5 years related experience RTL Design - Experience in RTL Design using System Verilog, Verilog is required.
  • Experience and understanding of complex ASIC design flows, including block and chip level simulation and debug, logic synthesis, static timing analysis, layout and revision control
  • Experience with Formal Verification will be an asset.
  • Working knowledge of design and verification tools such as Synopsys Design Compiler, Cadence Incisive, waveform viewers, and other similar tools.
  • Scripting and programming skills using csh, bash, perl, python, tcl, etc will be an asset.
  • Protocol knowledge and experience in PCI-Express will be an asset
  • Knowledge of AHB/AXI bus protocols is desired.
  • Knowledge in logic synthesis and static timing analysis.
  • Worked with physical design teams for layout implementation.
  • Familiar with low power methodology and flows.
  • Excellent analytical and debugging skills and the ability to proactively solve issues
  • Good verbal and written communication skills in English will be an asset
  • Excellent teamwork and time management skills, self-direction, the ability to work under pressure and the desire to excel in a competitive environment

Travel Time: 0% - 25%

Pay Range

Pay Range: We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading IESPP program with a 6-month look back feature.

Benefits of working at Microchip

The annual base salary range for this position is $86,000-$186,000.* *Range is dependent on numerous factors including job location, skills and experience.

At Microchip, employees are our greatest strength. As one of the top performing semiconductor companies in the world, we are led by a set of guiding values and a mission to empower innovation to enhance the human experience. We work tirelessly to create a company culture that highlights how important every employee is to our mission.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior SoC Design Engineer
Senior SoC Design Engineer

Microchip Technology Inc. • Burnaby

On-site
CAD 86,000 - 186,000
Health benefits from day one
Retirement savings plan
IESPP program
Senior Engineer II - Physical Design
Senior Engineer II - Physical Design

FHLB Des Moines • Burnaby

On-site
CAD 120,000 - 260,000
Health benefits from day one
Retirement savings plan
IESPP program with 6-month look back
Senior Engineer II - Physical Design
Senior Engineer II - Physical Design

Microchip Technology Inc. • Burnaby

On-site
CAD 86,000 - 186,000
Health benefits from day one
Retirement savings plans
IESPP program with 6-month look back
Principal RTL Design Engineer
Principal RTL Design Engineer

Microchip Technology Inc. • Burnaby

On-site
CAD 120,000 - 262,000
Health benefits starting day one
Retirement savings plans
Employee stock program
Technical Staff Engineer - Signal Integrity
Technical Staff Engineer - Signal Integrity

FHLB Des Moines • Ottawa

On-site
CAD 133,000 - 183,000
Health benefits from day one
Retirement savings plans
Industry-leading IESPP program
Engineer II- Product
Engineer II- Product

FHLB Des Moines • Burnaby

Hybrid
CAD 76,000 - 114,000
Health benefits from day one
Retirement savings plans
IESPP program with 6-month look back
Technical Staff Engineer-Applications
Technical Staff Engineer-Applications

FHLB Des Moines • Burnaby

On-site
CAD 119,000 - 257,000
Health benefits from day one
Retirement savings plan
IESPP program
Principal Enginer – Firmware
Principal Enginer – Firmware

FHLB Des Moines • Ottawa

Hybrid
CAD 107,000 - 157,000
Restricted stock units
Quarterly bonus payments
Health benefits from day one
+2
Technical Staff Engineer–Applications
Technical Staff Engineer–Applications

FHLB Des Moines • Burnaby

On-site
CAD 107,000 - 226,000
ASIC Development Engineer
ASIC Development Engineer

FHLB Des Moines • Burnaby

Hybrid
CAD 106,000 - 159,000
Health benefits from day one
Retirement savings plan
Quarterly bonus payments
+1