High-Speed SERDES Firmware Engineer

Cadence

Mount Royal

On-site

CAD 74,000 - 137,000

Full time

8 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Paid vacation
RRSP
Stock purchase plan
Health coverage
Life insurance
Disability coverage

Job summary

Cadence in Canada is hiring a High Speed SERDES PHY Firmware Design Engineer to join a dynamic IP team. You will participate across architecture, implementation, verification and post-silicon support to deliver robust firmware for high-speed SERDES.

The role requires strong C/C++ and Python, knowledge of wireline signaling, mixed-signal concepts, and a degree in Electrical Engineering. You will collaborate with product, validation and design teams to ship reliable IP to customers.

Qualifications

  • Solid programming knowledge in C/C++ and Python.
  • Understanding of wireline communication principles.
  • Knowledge in mixed-signal circuit design and digital signal processing techniques.
  • Strong problem solving and communication skills.
  • BSc or MSc in Electrical Engineering.

Responsibilities

  • Build firmware for SERDES architecture and feature implementation.
  • Collaborate with verification to debug FW issues from simulations.
  • Support post-silicon validation and field deployment.
  • Work with Product, System Validation and Design teams to fix IP issues.

Skills

C/C++
Python
Wireline comms
Mixed-signal
DSP
Problem solving
Communication
Electrical Eng

Education

BSc/MSc in Electrical Engineering

Tools

Job description

Cadence in Canada is hiring a High Speed SERDES PHY Firmware Design Engineer to join a dynamic IP team. You will participate across architecture, implementation, verification and post-silicon support to deliver robust firmware for high-speed SERDES.

The role requires strong C/C++ and Python, knowledge of wireline signaling, mixed-signal concepts, and a degree in Electrical Engineering. You will collaborate with product, validation and design teams to ship reliable IP to customers.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Firmware Engineer, High‑Speed SerDes IP
Firmware Engineer, High‑Speed SerDes IP

Cadence Design Systems • Montreal (administrative region)

Hybrid
CAD 74,000 - 137,000
Paid vacation and holidays
RRSP plan
TFSA plan
+6
Firmware Design Engineer
Firmware Design Engineer

Cadence • Mount Royal

On-site
CAD 73,000 - 137,000
Bonus
Equity
Health coverage
+1
Senior Staff Engineer - SerDes IP & ASIC Leadership
Senior Staff Engineer - SerDes IP & ASIC Leadership

Synopsys • Mississauga

On-site
CAD 140,000 - 190,000
Senior ASIC Digital Design Architect — Hybrid/Remote SerDes
Senior ASIC Digital Design Architect — Hybrid/Remote SerDes

Synopsys Inc • Markham

Hybrid
CAD 140,000 - 210,000
Firmware Design Engineer
Firmware Design Engineer

Cadence Design Systems • Montreal (administrative region)

On-site
CAD 73,000 - 137,000
RRSP
TFSA plan
Health coverage (dental, vision, EAP)
+4
Ingénieur en conception de micrologiciel - Firmware Design Engineer
Ingénieur en conception de micrologiciel - Firmware Design Engineer

Cadence Design Systems • Montreal (administrative region)

Hybrid
CAD 74,000 - 137,000
Paid vacation and holidays
RRSP plan
TFSA plan
+6
Staff DSP Systems Engineer, High-Speed SerDes
Staff DSP Systems Engineer, High-Speed SerDes

Qualcomm • Toronto

On-site
CAD 111,000 - 161,000
Senior Analog Design Engineer – High-Performance IP
Senior Analog Design Engineer – High-Performance IP

Synopsys, Inc. • Ottawa

On-site
CAD 120,000 - 180,000
Senior High-Speed Hardware Architect
Senior High-Speed Hardware Architect

Fidus • Ottawa

On-site
CAD 95,000 - 145,000
Medical, dental, and vision plans
Matching GRSP contributions
Annual profit-sharing bonus
+1
Senior ASIC Validation Engineer — High-Performance SerDes
Senior ASIC Validation Engineer — High-Performance SerDes

Qualcomm • Toronto

Hybrid
CAD 105,000 - 155,000