Firmware Design Engineer

Cadence

Mount Royal

On-site

CAD 73,500 - 136,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Bonus
Equity
Health coverage
Stock Purchase Plan

Job summary

Cadence seeks a High Speed SERDES PHY Firmware Design Engineer to join a team developing physical IP for high‑speed SERDES. You will design firmware from architecture to implementation, verify with the team, and assist in post‑silicon testing and field fixes.

The role requires strong C/C++, Python skills and verification experience (UVM/SystemVerilog). A BSc or MSc in Electrical Engineering is required, with collaboration across product, validation, and design teams.

Qualifications

  • BSc or MSc in Electrical Engineering.
  • Experience developing firmware for high‑speed SERDES and IP.
  • Strong problem‑solving and communication skills.

Responsibilities

  • Contribute to firmware architecture development and implementation of defined firmware features.
  • Work closely with the verification team to debug and fix firmware issues found in verification simulations.
  • Participate in post‑silicon testing and validation to identify firmware and hardware related issues, and implement necessary firmware improvements.
  • Interact with Product Engineering, System Validation, and Design teams to debug IP issues in the field and provide hot‑fixes.
  • Help build system‑level prototype control software to develop and validate adaptation, equalization, and control algorithms for high‑speed SERDES.
  • Implement assigned firmware features and collaborate with verification and validation teams to ensure functionality and robustness.
  • Support the Validation team during electrical and system characterization.
  • Support the Product Engineering team during customer deployment of the IP.

Skills

C/C++
Python
Wireline principles
DSP
UVM
SystemVerilog
Communication skills

Education

BSc or MSc in Electrical Engineering

Tools

UVM
SystemVerilog

Job description

Company Overview

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a world leader in electronic design automation and a driving force in the advancement of intellectual property. Our silicon IP portfolio exceeds 25 years of experience and is used by many of the world’s leading semiconductor and system companies. We provide an open IP platform and IP factory approach, allowing customers to design, customize, and verify IP and subsystems that fit seamlessly into their SoCs.

Position Details
High Speed SERDES PHY Firmware Design Engineer

This role is for a team of experienced engineers developing physical IP for industry‑standard high‑speed serial‑link protocols. The successful candidate will work independently and contribute to project leadership. Responsibilities span firmware development for high‑speed SERDES from architecture creation to implementation, verification, testing, and customer deployment.

Responsibilities
  • Contribute to firmware architecture development and implementation of defined firmware features.
  • Work closely with the verification team to debug and fix firmware issues found in verification simulations.
  • Participate in post‑silicon testing and validation to identify firmware and hardware related issues, and implement necessary firmware improvements.
  • Interact with Product Engineering, System Validation, and Design teams to debug IP issues in the field and provide hot‑fixes.
  • Help build system‑level prototype control software to develop and validate adaptation, equalization, and control algorithms for high‑speed SERDES.
  • Implement assigned firmware features and collaborate with verification and validation teams to ensure functionality and robustness.
  • Support the Validation team during electrical and system characterization.
  • Support the Product Engineering team during customer deployment of the IP.
Desired Skills and Qualifications
  • Solid programming knowledge in C/C++ and Python.
  • Understanding of wireline communication principles.
  • Knowledge of mixed‑signal circuit design and digital signal processing techniques.
  • Strong problem‑solving and communication skills.
  • Experience with digital verification using UVM and SystemVerilog.
  • BSc or MSc in Electrical Engineering.
Compensation and Benefits

Annual salary range for Canada (CAD): $73,500 – $136,500. Eligible for incentive compensation such as bonus, equity, and benefits. Benefits include paid vacation and holidays, leave of absence programs, RRSP, TFSA, Employee Stock Purchase Plan, group health coverage (including dental, vision, and EAP), life insurance, short‑term and long‑term disability, Global Travel Medical coverage, Business Travel Accident Insurance, and Lifestyle Spending Account.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

High-Speed SERDES Firmware Engineer
High-Speed SERDES Firmware Engineer

Cadence • Mount Royal

On-site
CAD 74,000 - 137,000
Paid vacation
RRSP
Stock purchase plan
+3
Firmware Engineer, High‑Speed SerDes IP
Firmware Engineer, High‑Speed SerDes IP

Cadence Design Systems • Montreal (administrative region)

Hybrid
CAD 74,000 - 137,000
Paid vacation and holidays
RRSP plan
TFSA plan
+6
Firmware Design Engineer
Firmware Design Engineer

Cadence Design Systems • Montreal (administrative region)

On-site
CAD 73,000 - 137,000
RRSP
TFSA plan
Health coverage (dental, vision, EAP)
+4
Ingénieur en conception de micrologiciel - Firmware Design Engineer
Ingénieur en conception de micrologiciel - Firmware Design Engineer

Cadence Design Systems • Montreal (administrative region)

Hybrid
CAD 74,000 - 137,000
Paid vacation and holidays
RRSP plan
TFSA plan
+6
R&D Engineering, Sr Director
R&D Engineering, Sr Director

Synopsys • Ottawa

On-site
CAD 180,000 - 260,000
Health benefits
Disability accommodation
Principal SerDes System/DSP Design Engineer
Principal SerDes System/DSP Design Engineer

Ciena • Ottawa

On-site
CAD 126,000 - 202,000
Medical, dental, and vision plans
401(k) participation with company matching
Employee Stock Purchase Program
+1
Embedded Software Engineer (Tech Lead)
Embedded Software Engineer (Tech Lead)

Astera Labs • Ottawa

On-site
CAD 90,000 - 120,000
Flexible time off
Parental leave
401K
+2
Lead Digital Verification Engineer
Lead Digital Verification Engineer

Cadence • Mount Royal

On-site
CAD 89,000 - 167,000
RRSP
TFSA
Employee Stock Purchase Plan
+4
ASIC Digital Design, Architect
ASIC Digital Design, Architect

Synopsys • Markham

Hybrid
CAD 120,000 - 180,000
Signal Integrity Design Engineer
Signal Integrity Design Engineer

Nokia • Ottawa

On-site
CAD 95,000 - 160,000
Corporate Retirement Savings Plan
Health and dental benefits
Short-term disability, and long-term
+6