Team Lead Verification Engineer

semify

Graz

Hybrid

EUR 90,000 - 135,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Professional Development
Relocation Support
Skills Analysis
Flexible Work Environment
Health Insurance
Public Transport & Lunch Vouchers

Job summary

semify in Graz is seeking a Digital Verification Engineer for a full‑time hybrid role. You will verify, validate, and debug digital designs for ASICs/FPGA projects, employing UVM and modern verification methodologies to develop robust test plans.

The position emphasizes independent work within a team, strong problem‑solving skills, and clear communication, with relocation support and a professional development focus.

Qualifications

  • Minimum 8 years of digital verification experience for ASICs and/or FPGAs (8 years with Master’s, 10 years with Bachelor’s).
  • Experience in verifying digital designs (UVM preferred).
  • RTL design debugging and use of version control systems (Git preferred).
  • Strong analytical and problem‑solving skills; excellent written and verbal communication.

Responsibilities

  • Perform functional verification, validation, and debugging of digital designs.
  • Apply verification methodologies and tools to develop and implement test plans.
  • Drive projects from concept to successful tape-out.

Skills

Functional Verification & Validation
UVM
RTL Debugging
Version Control (Git)
Analytical & Problem Solving
Communication Skills
Independent & Team Work

Education

Bachelor’s degree in Electrical/Computer Engineering or related field

Tools

Git
Cocotb

Job description

At semify, we are not just engineers and product developers; we are strategic partners in innovation. Our expertise in digital design and verification for FPGAs and ASICs ensures a seamless transition from concept to implementation. We specialize in developing (mixed-signal) ASICs, particularly RISC-V based microcontroller systems, for edge computing, IoT and SoCs for AI applications.

Tasks

This is a full-time hybrid role for a Digital Verification Engineer located in Graz. You will be responsible for performing functional verification, validation, and debugging of digital designs. Your role will involve applying verification methodologies and tools to develop and implement test plans, driving projects from concept to successful tape-out.

Requirements

As an ideal candidate for the position you have:

  • A minimum of 8 years of experience in digital verification for ASICs and/or FPGAs (8 years with a Master’s degree, 10 years with a Bachelor’s degree)
  • Skills in Functional Verification and Validation
  • Experience in verifying digital designs (UVM preferred)
  • Experience in RTL design debugging
  • Experience in working with version control systems (Git preferred)
  • Strong analytical and problem-solving skills
  • Excellent written and verbal communication skills
  • A Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field
  • Experience in FPGA/ASIC development as a plus
  • The ability to work independently and as part of a team

It is not a problem if you do not meet all requirements. Most importantly, we welcome individuals who are motivated to learn and grow with us!

Benefits
  • Professional Development: Engage in a diverse array of projects and benefit from our robust knowledge-sharing infrastructure. We utilize cutting‑edge tools like Cocotb to ensure you remain at the forefront of industry advancements.
  • Relocation Support: We provide comprehensive assistance with relocation and work permit processes -also for your family if needed - ensuring a smooth transition for international engineers joining our team.
  • Skills Analysis: Our unique skills analysis program identifies and maps your competencies, supporting your long-term professional growth.
  • Flexible Work Environment: We offer a flexible work environment that empowers our team members to balance personal and professional commitments effectively.
  • We cover health insurance for you and also family members if needed.
  • Also we offer free public transport, lunch vouchers and other benefits for our employees.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Verification Engineer – ASIC/FPGA (Hybrid, Graz)
Lead Verification Engineer – ASIC/FPGA (Hybrid, Graz)

semify • Graz

Hybrid
EUR 90,000 - 135,000
Professional Development
Relocation Support
Skills Analysis
+3
Senior Staff Engineer Digital Verification (f/m/div)
Senior Staff Engineer Digital Verification (f/m/div)

Infineon Technologies • Villach

On-site
EUR 90,000 - 130,000
Embedded Software Engineer (FPGA)
Embedded Software Engineer (FPGA)

DL Remote • Wien

On-site
EUR 90,000 - 100,000
Hybrid remote work
Vienna office access
Competitive salary
Senior Staff Engineer Verification (f/m/div)
Senior Staff Engineer Verification (f/m/div)

Infineon Technologies AG • Villach

On-site
EUR 90,000 - 120,000
Principal Engineer Functional Verification (f/m/div)
Principal Engineer Functional Verification (f/m/div)

Infineon Technologies AG • Villach

On-site
EUR 90,000 - 130,000
Competitive salary
Bonus based on performance
14 payments per year
Senior Staff Engineer Digital Verification (f/m/div)
Senior Staff Engineer Digital Verification (f/m/div)

Infineon Technologies AG • Villach

On-site
EUR 90,000 - 130,000
Senior Digital Verification Engineer
Senior Digital Verification Engineer

IC Resources • Bregenz

On-site
EUR 70,000 - 95,000
Senior Staff Digital Verification Engineer-Lead & Innovate
Senior Staff Digital Verification Engineer-Lead & Innovate

Infineon Technologies • Villach

On-site
EUR 90,000 - 130,000
HEAD OF RISC-V ENGINEERING (f/m/d)
HEAD OF RISC-V ENGINEERING (f/m/d)

CISC Semiconductor GmbH • Klagenfurt am Wörthersee

On-site
EUR 120,000 - 170,000
Flexible working hours
FPGA Engineer
FPGA Engineer

Steneg • Wien

On-site
EUR 60,000 - 80,000
Top locations